# MOS INTEGRATED CIRCUIT $\mu$ PD64A, 65

# **4-BIT SINGLE-CHIP MICROCONTROLLER**

# FOR INFRARED REMOTE CONTROL TRANSMISSION

#### DESCRIPTION

Equipped with low-voltage 2.0 V operation, a carrier generation circuit for infrared remote control transmission, a standby release function through key entry, and a programmable timer, the  $\mu$ PD64A and 65 are suitable for infrared remote control transmitters.

★

╈

\*

For the  $\mu$ PD64A and 65, we have made available the one-time PROM product  $\mu$ PD6P5 (under development) for program evaluation or small-quantity production.

# FEATURES

- Program memory (ROM)
- μPD64A : 1002 × 10 bits
- µPD65 : 2026 × 10 bits
- Data memory (RAM)  $: 32 \times 4$  bits
- · Built-in carrier generation circuit for infrared remote control
- 9-bit programmable timer : 1 channel Command execution time : 16  $\mu$ s (when operating at fx = 4 MHz: ceramic oscillation) Stack level : 1 level (Stack RAM is for data memory RF as well.) • I/O pins (Ki/o) : 8 units Input pins (Ki) : 4 units • Sense input pin (S<sub>0</sub>, S<sub>2</sub>) : 2 units • S1/LED pin (I/O) : 1 unit (When in output mode, this is the remote control transmission display pin.) • Power supply voltage : VDD = 2.0 to 3.6 V Operating ambient temperature : T<sub>A</sub> = -40 to +85 °C Oscillator frequency : fx = 2.4 to 8 MHz POC circuit

#### **APPLICATION**

Infrared remote control transmitter (for AV and household electric appliances)

Unless otherwise specified, the  $\mu \text{PD65}$  is treated as the representative model throughout this document.

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

Downloaded from Elcodis.com electronic components distributor

#### **ORDERING INFORMATION**


	Part Number	Package
*	µPD64AMC-×××-5A4	20-pin plastic SSOP (300 mil)
	$\mu$ PD65MC- $\times$ $\times$ -5A4	20-pin plastic SSOP (300 mil)

**Remark** ××× indicates ROM code suffix.

#### **PIN CONFIGURATION (TOP VIEW)**


#### 20-pin Plastic SSOP (300 mil)

- ★ µPD64AMC-×××-5A4
  - μPD65MC-×××-5A4



Caution The pin numbers of K<sub>1</sub> and K<sub>1/0</sub> are in the reverse order of the  $\mu$ PD6600A, and 6124A.

#### **BLOCK DIAGRAM**



# LIST OF FUNCTIONS

★

Item	μPD64A	μPD65	$\mu$ PD6P5
ROM capacity	1002 × 10 bits	$2026 \times 10$ bits	•
	Mask ROM		One-time PROM
RAM capacity	$32 \times 4$ bits		
Stack	1 level (multiplexed with RF	of RAM)	
I/O pins	<ul> <li>Key input (Kı)</li> <li>Key I/O (Kı/o)</li> <li>Key extended input (S₀, S</li> <li>Remote control transmissi</li> </ul>	: 4 : 8 1, S <sub>2</sub> ) : 3 ion display output (LED) : 1 (r	nultiplexed with S₁ pin)
Number of keys	<ul><li> 32 keys</li><li> 56 keys (when extended b)</li></ul>	by key extension input)	
Clock frequency	Ceramic oscillation • fx = 2.4 to 8 MHz	Ceramic oscillation • fx = 2.4 to 5.6 MHz	
Instruction execution time	16 μs (fx = 4 MHz)		
Carrier frequency	fx/8, fx/16, fx/64, fx/96, fx/12	8, fx/192, no carrier (high leve	el)
Timer	9-bit programmable timer:	1 channel	
POC circuit	Internal		
Supply voltage	V <sub>DD</sub> = 2.0 to 3.6 V		
Operating ambient temperature	$T_{A} = -40$ to +85 °C		
Package	20-pin plastic SSOP (300 m	nil)	

# CONTENTS

1.	PIN	FUNCTIONS	6
	1.1	List of Pin Functions	6
	1.2	INPUT/OUTPUT Circuits of Pins	7
	1.3	Dealing with Unused Pins	8
2.	INTE	ERNAL CPU FUNCTIONS	9
	2.1	Program Counter (PC)	9
	2.2	Stack Pointer (SP)	9
	2.3	Address Stack Register (ASR (RF))	9
	2.4	Program Memory (ROM)	10
	2.5	Data Memory (RAM)	10
	2.6	Data Pointer (DP)	11
	2.7	Accumulator (A)	11
	2.8	Arithmetic and Logic Unit (ALU)	12
	2.9	Flags	12
		2.9.1 Status flag (F)	12
		2.9.2 Carry flag (CY)	13
3.		RT REGISTERS (PX)	
	3.1	Kı/o Port (P0)	
	3.2	Ki Port/Special Ports (P1)	
		3.2.1 Ki port (P11: bits 4-7 of P1)	
		3.2.2 So port (bit 2 of P1)	
		3.2.3 S1/LED (bit 3 of P1)	16
		3.2.4 S <sub>2</sub> port (bit 1 of P1)	
	3.3	Control Register 0 (P3)	
	3.4	Control Register 1 (P4)	18
4.	TINA	ER	40
4.	4.1	Timer Configuration	
	4.1 4.2	Timer Operation	
	4.2 4.3	Carrier Output	
	4.3 4.4	Software Control of Timer Output	
			21
5.	STA	NDBY FUNCTION	22
	5.1	Outline of Standby Function	22
	5.2	Standby Mode Setup and Release	23
	5.3	Standby Mode Release Timing	25
6.	RES	ET	26
7.	POC		27
-	7.1	Functions of POC Circuit	
	7.2	Oscillation Check at Low Supply Voltage	
8.	SYS	TEM CLOCK OSCILLATOR	29

9.	INST	RUCTION SET	
	9.1	Machine Language Output by Assembler	30
	9.2	Circuit Symbol Description	31
	9.3	Mnemonic to/from Machine Language (Assembler Output) Contrast Table	
	9.4	Accumulator Operation Instructions	36
	9.5	Input/Output Instructions	39
	9.6	Data Transfer Instructions	
	9.7	Branch Instructions	42
	9.8	Subroutine Instructions	43
	9.9	Timer Operation Instructions	44
	9.10	Others	45
10.	ASS	EMBLER RESERVED WORDS	47
	10.1	Mask Option Directives	47
		10.1.1 OPTION and ENDOP directives	47
		10.1.2 Mask option definition directive	47
11.	ELE	CTRICAL SPECIFICATIONS	48
12.	CHA	RACTERISTIC CURVE (REFERENCE VALUES)	52
13.	APP	LIED CIRCUIT EXAMPLE	53
14.	PAC	KAGE DRAWINGS	54
15.	REC	OMMENDED SOLDERING CONDITIONS	55
AP	PEND	DIX A. DEVELOPMENT TOOLS	56
AP	PEND	DIX B. FUNCTIONAL COMPARISON BETWEEN $\mu$ PD64A, 65 AND OTHER PRODUCTS	57
AP	PEND	DIX C. EXAMPLE OF REMOTE-CONTROL TRANSMISSION FORMAT	58

# **1. PIN FUNCTIONS**

#### 1.1 List of Pin Functions

Pin No.	Symbol	Function	Output Format	When Reset
1 2 15-20	Ki/00-Ki/07	These pins refer to the 8-bit I/O ports. I/O switching can be made in 8-bit units. In INPUT mode, a pull-down resistor is added. In OUTPUT mode, they can be used as a key scan output from key matrix.	CMOS push-pull <sup>Note 1</sup>	High-level output
3	So	Refers to the input port. Can also be used as a key return input from key matrix. In INPUT mode, the availability of the pull-down resistor of the $S_0$ and $S_1$ ports can be specified by software in terms in 2-bit units. If INPUT mode is canceled by software, this pin is placed in OFF mode and enters the high-impedance state.	_	High-impedance (OFF mode)
4	S1/LED	Refers to the I/O port. In INPUT mode (S <sub>1</sub> ), this pin can also be used as a key return input from key matrix. The availability of the pull-down resistor of the S <sub>0</sub> and S <sub>1</sub> ports can be specified by software in 2-bit units. In OUTPUT mode (LED), this pin becomes the remote control transmission display output (active low). When the remote control carrier is output from the REM output, this pin outputs the low level from the LED output synchronously with the REM signal.	CMOS push-pull	High-level output (LED)
5	REM	Refers to the infrared remote control transmission output. The output is active high. Carrier frequency: fx/8, fx/64, fx/96, high-level, fx/16, fx/128, fx/192 (usable on software)	CMOS push-pull	Low-level output
6	Vdd	Refers to the power supply.	_	_
7 8	Xout Xin	These pins are connected to system clock ceramic resonators.	_	Low level (oscillation stopped)
9	GND	Refers to the ground.	_	_
10	S2	Refers to the input port. The use of the STOP mode release of the S <sub>2</sub> port can be specified by software. When using this pin as a key input from a key matrix, enable the use of the STOP mode release (at this time, a pull-down resistor is connected internally.) When the STOP mode release is disabled, this pin can be used as the input port which does not release the STOP mode even if the release condition is established (at this time, a pull-down resistor is not connected internally.)	_	Input (high-impedance, STOP mode release cannot be used)
11-14	K <sub>10</sub> -K <sub>13</sub> Note 2	These pins refer to the 4-bit input ports. They can be used as a key return input from key matrix. The use of the pull-down resistor can be specified by software in 4-bit units.		Input (low-level)

**Notes 1.** Be careful about this because the drive capability of the low-level output side is held low.


2. In order to prevent malfunction, be sure to input a low level to more than one of pins K<sub>10</sub> to K<sub>13</sub> when POC is released due to supply voltage startup.

### 1.2 INPUT/OUTPUT Circuits of Pins

The input/output circuits of the  $\mu$ PD64A and 65 pins are shown in partially simplified forms below.

(4) So

#### (1) KI/00-KI/07




standby release pull-down flag





Note The drive capability is held low.

(2) KI0-KI3




(3) REM





(6) S<sub>2</sub>



#### 1.3 Dealing with Unused Pins

The following connections are recommended for unused pins.

	Pin	Connection			
	FIII	Inside the microcontroller	Outside the microcontroller		
Kı/o	INPUT mode	—	Leave open		
	OUTPUT mode	High-level output			
REM		—			
S1/LED		OUTPUT mode (LED) setting			
S <sub>0</sub>		OFF mode setting	Directly connect these		
<b>S</b> <sub>2</sub>		—	pins to GND		
K1		_			

#### Table 1-1. Connections for Unused Pins

Caution The I/O mode and the terminal output level are recommended to be fixed by setting them repeatedly in each loop of the program.

#### 2. INTERNAL CPU FUNCTIONS

#### 2.1 Program Counter (PC): 11 Bits

Refers to the binary counter that holds the address information of the program memory.

#### Figure 2-1. Program Counter Organization

PC	PC10	PC9	PC8	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0

The program counter contains the address of the instruction that should be executed next. Normally, the counter contents are automatically incremented in accordance with the instruction length (byte count) each time an instruction is executed.

However, when executing JUMP instructions (JMP, JC, JNC, JF, JNF), the program counter contains the jump destination address written in the operand.

When executing the subroutine call instruction (CALL), the call destination address written in the operand is entered in the PC after the PC contents at the time are saved in the address stack register (ASR). If the return instruction (RET) is executed after the CALL instruction is executed, the address saved in the ASR is restored to the PC.

When reset, the value of the program counter becomes "000H".

#### 2.2 Stack Pointer (SP): 1 Bit

Refers to the 1-bit register which holds the status of the address stack register.

The stack pointer contents are incremented when the call instruction (CALL) is executed; they are decremented when the return instruction (RET) is executed.

When reset, the stack pointer contents are cleared to "0".

When the stack pointer overflows (stack level 2 or more) or underflows, the CPU is hung up thus a system reset signal is generated and the PC becoming "000H".

As no instruction is available to set a value directly for the stack pointer, it is not possible to operate the pointer by means of a program.

#### 2.3 Address Stack Register (ASR (RF)): 11 Bits

The address stack register saves the return address of the program after a subroutine call instruction is executed.

The low-order 8 bits are arranged in the RF of the data memory as a dual-function RAM. The register holds the ASR value even after the RET is executed.

When reset, it holds the previous data (undefined when turning on the power).

#### Caution If the RF is accessed as the data memory, the high-order 3 bits of the ASR become undefined.

#### Figure 2-2. Address Stack Register Organization




#### \*2.4 Program Memory (ROM): 1002 steps $\times$ 10 bits ( $\mu$ PD64A) 2026 steps $\times$ 10 bits ( $\mu$ PD65)

The ROM consists of 10 bits per step, and is addressed by the program counter.

The program memory stores programs and table data, etc.

The 22 steps from 7EAH to 7FFH cannot be used in the test program area.





**Note** The unmounted area and test program area are so designed that a program or data placed in either of them by mistake is returned to the 000H address.

#### 2.5 Data Memory (RAM): 32 $\times$ 4 Bits

The data memory, which is a static RAM consisting of  $32 \times 4$  bits, is used to retain processed data. The data memory is sometimes processed in 8-bit units. R0 can be used as the ROM data pointer.

RF is also used as the ASR.

When reset, R0 is cleared to "00H" and R1 to RF retain the previous data (undefined when turning on the power).

<u>R0</u>		→DP (refer to <b>2.6 Data Pointer (DP)</b> )
R10	Roo	
R1		
R11	<b>R</b> 01	
R2		
R12	R02	
R3		_
R13	Ros	_
R4		_
R14	<b>R</b> 04	_
R5		
R15	R05	_
R6	R <sub>06</sub>	_
R16 R7	<b>K</b> 06	-
R17	<b>R</b> 07	-
R8	1107	-
R18	Ros	-
R9	1,00	-
R19	R09	—
RA	1 105	-
R1A	ROA	
RB		
R <sub>1B</sub>	Rob	
RC		
R1c	Roc	
RD		
R1D	Rod	
RE		
R1E	ROE	
RF		
R1F	Rof	→ASR (refer to 2.3 Address Stack Register (ASR (RF)))

#### Figure 2-4. Data Memory Organization

#### 2.6 Data Pointer (DP): 11 Bits

The ROM data table can be referenced by setting the ROM address in the data pointer to call the ROM contents. The low-order 8 bits of the ROM address are specified by R0 of the data memory; and the high-order 3 bits by bits 4, 5, and 6 of the P3 register (CR0).

When reset, the pointer contents become "000H".

#### Figure 2-5. Data Pointer Organization



**Note** Set DP<sub>10</sub> of the  $\mu$ PD64A to "0".

#### 2.7 Accumulator (A): 4 Bits

The accumulator, which refers to a register consisting of 4 bits, plays a leading role in performing various operations.

When reset, the accumulator contents are left undefined.

#### Figure 2-6. Accumulator Organization



#### 2.8 Arithmetic and Logic Unit (ALU): 4 Bits

The arithmetic and logic unit (ALU), which refers to an arithmetic circuit consisting of 4 bits, executes simple manipulations with priority given to logical operations.

#### 2.9 Flags

#### 2.9.1 Status flag (F)

Pin and timer statuses can be checked by executing the STTS instruction to check the status flag. The status flag is set (to 1) in the following cases.

- If the condition specified with the operand is met when the STTS instruction has been executed
- When STANDBY mode is released.
- When the release condition is met at the point of executing the HALT instruction. (In this case, the system is not placed in STANDBY mode.)

Conversely, the status flag is cleared (to 0) in the following cases:

- If the condition specified with the operand is not met when the STTS instruction has been executed.
- When the status flag has been set (to 1), the HALT instruction executed, but the release condition is not met at the point of executing the HALT instruction. (In this case, the system is not placed in STANDBY mode.)

Operan	Operand Value of STTS Instruction		struction	Condition for Status Flag (F) To Be Set			
b₃	b2	b₁	bo	Condition for Status Flag (F) To Be Set			
0	0 0 0		0	High level is input to at least one of K <sub>I</sub> pins.			
	0 1 1		1	High level is input to at least one of K <sub>I</sub> pins.			
	1 1 0		0	High level is input to at least one of K <sub>I</sub> pins.			
	1 0 1		1	The down counter of the timer is 0.			
1	Either of the combinations		binations	[The following condition is added in addition to the above.]			
	of b2, b1, and b0 above.			High level is input to at least one of $S_0$ , $S_1$ , and $S_2^{\text{Note}}$ pins.			

#### Table 2-1. Conditions for Status Flag (F) To Be Set by STTS Instruction

Note The use of STOP mode release for the S<sub>2</sub> pin must be enabled (bit 3 of P4 register is set to 1.)

#### 2.9.2 Carry flag (CY)

The carry flag is set (to 1) in the following cases:

- If the ANL instruction or the XRL instruction is executed when bit 3 of the accumulator is "1" and bit 3 of the operand is "1".
- If the RL instruction or the RLZ instruction is executed when bit 3 of the accumulator is "1".
- If the INC instruction or the SCAF instruction is executed when the value of the accumulator is 0FH.

The carry flag is cleared (to 0) in the following cases:

- If the ANL instruction or the XRL instruction is executed when at least either bit 3 of the accumulator or bit 3 of the operand is "0".
- If the RL instruction or the RLZ instruction is executed when bit 3 of the accumulator is "0".
- If the INC instruction or the SCAF instruction is executed when the value of the accumulator is other than 0FH.
- If the ORL instruction is executed.
- When Data is written to the accumulator by the MOV instruction or the IN instruction.

# 3. PORT REGISTERS (PX)

The K<sub>1/0</sub> port, the K<sub>1</sub> port, the special ports (S<sub>0</sub>, S<sub>1</sub>/ $\overline{\text{LED}}$ , S<sub>2</sub>), and the control register are treated as port registers. At reset, port register values are shown below.

	Port Register									
	P0									
	P <sub>10</sub> P <sub>00</sub>									
K1/07	K1/06	K1/05	<b>K</b> I/04	Кі/оз	K1/02	<b>K</b> I/01	K1/00			
			Ρ	'1				×FH <sup>Note</sup>		
	P11 P01									
Кіз	Kı2	Kıı	Kıo	S1/LED	So	S <sub>2</sub>	1			
	P3 (Control register 0)									
	P <sub>13</sub> P <sub>03</sub>									
0	DP <sub>10</sub>	DP۹	DP <sub>8</sub>	TCTL	CARY	MOD <sub>1</sub>	MOD			
P4 (Control register 1)								26H		
	P14 P04									
0	0	Kı pull-down	S₀/S₁ pull-down	S2 STOP release	S1/LED mode	Ki/o mode	So mode			



**Note**  $\times$ : Refers to the value based on the K<sub>I</sub> pin state.

Table 3-1. Relationship between Ports and their Read/Write
--

Port Name	INPUT	Mode	OUTPUT Mode		
Fort Maine	Read	Write	Read	Write	
Kı/o	Pin state	Output latch	Output latch	Output latch	
Kı	Pin state	—	—	_	
So	Pin state	—	Note	_	
S1/LED	Pin state	—	Pin state	_	
<b>S</b> <sub>2</sub>	Pin state			_	

Note When in OFF mode, "1" is normally read.

#### 3.1 Ki/o Port (P0)

The K<sub>1/0</sub> port is an 8-bit input/output port for key scan output.

INPUT/OUTPUT mode is set by bit 1 of the P4 register.

If a read instruction is executed, the pin state can be read in INPUT mode, whereas the output latch contents can be read in OUTPUT mode.

If the write instruction is executed, data can be written to the output latch regardless of INPUT or OUTPUT mode. When reset, the port is placed in OUTPUT mode; and the value of the output latch (P0) becomes 1111 1111B. The K<sub>I/O</sub> port contains the pull-down resistor, allowing pull-down in INPUT mode only.

Caution During double pressing of a key, a high-level output and a low-level output may coincide with each other at the K<sub>I/O</sub> port. To avoid this, the low-level output current of the K<sub>I/O</sub> port is held low. Therefore, be careful when using the K<sub>I/O</sub> port for purposes other than key scan output. The K<sub>I/O</sub> port is so designed that, even when connected directly to V<sub>DD</sub> within the normal supply voltage range (V<sub>DD</sub> = 2.0 to 3.6 V), no problem may occur.

#### Table 3-2. Ki/o Port (P0)

Bit	b7	b6	b₅	b4	b₃	b <sub>2</sub>	b₁	bo
Name	<b>K</b> 1/07	K1/06	K1/05	<b>K</b> I/04	Кі/оз	K1/02	<b>K</b> I/01	K1/00

 $b_0\text{-}b_7$  : In reading : In INPUT mode, the K1/0 pin's state is read.

In OUTPUT mode, the K<sub>I/O</sub> pin's output latch contents are read.

In writing : Data is written to the Ki/o pin's output latch regardless of INPUT or OUTPUT mode.

### 3.2 KI Port/Special Ports (P1)

#### 3.2.1 Ki port (P11: bits 4-7 of P1)

The K<sub>1</sub> port is to the 4-bit input port for key entry.

The pin state can be read.

Software can be used to set the availability of the pull-down resistor of the K<sub>1</sub> port in 4-bit units by means of bit 5 of the P4 register.

When reset, the pull-down resistor is connected.

#### Table 3-3. Ki/Special Port Register (P1)

Bit	b7	b6	b₅	b4	bз	b <sub>2</sub>	b1	bo
Name	Кіз	K12	KI1	Kio	S1/LED	So	S <sub>2</sub>	Fixed to "1"

b1 : The state of the S<sub>2</sub> pin is read (Read only).

- $b_2 \qquad : \mbox{ In INPUT mode, state of the $S_0$ pin is read (Read only)}.$ 
  - In OFF mode, this bit is fixed to "1".
- b3 : The state of the S1/LED pin is read regardless of INPUT/OUTPUT mode (Read only).

b4-b7 : The state of the KI pin is read (Read only).

# Caution In order to prevent malfunction, be sure to input a low level to more than one of pins K<sub>10</sub> to K<sub>13</sub> when POC is released due to supply voltage startup.

#### 3.2.2 So port (bit 2 of P1)

The S<sub>0</sub> port is an INPUT/OFF mode port.

The pin state can be read by setting this port to INPUT mode with bit 0 of the P4 register.

In INPUT mode, software can be used to set the availability of the pull-down resistor of the S<sub>0</sub> and S<sub>1</sub>/ $\overline{\text{LED}}$  port in 2-bit units by means of bit 4 of the P4 register.

If INPUT mode is released (thus set to OFF mode), the pin becomes high-impedance but it also makes that the through current does not flow internally. In OFF mode, "1" can be read regardless of the pin state.

When reset, it is set to OFF mode, thus becoming high-impedance.

#### 3.2.3 S<sub>1</sub>/LED (bit 3 of P1)

The  $S_1/\overline{LED}$  port is an input/output port.

It uses bit 2 of the P4 register to set INPUT or OUTPUT mode. The pin state can be read in both INPUT mode and OUTPUT mode.

When in INPUT mode, software can be used to set the availability of the pull-down resistor of the S<sub>0</sub> and S<sub>1</sub>/ $\overline{\text{LED}}$  ports in 2-bit units by means of bit 4 of the P4 register.

When in OUTPUT mode, the pull-down resistor is automatically disconnected thus becoming the remote control transmission display pin (refer to **4. TIMER**).

When reset, it is placed in OUTPUT mode, and high level is output.

#### 3.2.4 S<sub>2</sub> port (bit 1 of P1)

The  $S_2\ \text{port}$  is an input port.

Use of the STOP mode release of the  $S_2$  port can be specified by bit 3 of the P4 register.

When using the pin as a key input from a key matrix, enable (bit 3 of P4 register is set to 1) the use of the STOP mode release (at this time, a pull-down resistor is connected internally.) When the STOP mode release is disabled (bit 3 of P4 register is set to 0), it can be used as the input port which does not release the STOP mode even if the release condition is established (at this time, a pull-down resistor is not connected internally.)

The state of the pin can be read in both cases.

At reset, the pin is set to INPUT mode where the STOP mode release is disabled, and goes to high-impedance state.

#### 3.3 Control Register 0 (P3)

Control register 0 consists of 8 bits. The contents that can be controlled are as shown below. When reset, the register becomes 0000 0011B.

Bit	Bit b7		b6	b₅	b4	b₃	<b>b</b> 2	b1	bo
Name	Name —		DP (Data pointer)			TCTL	CARY	MOD1	MOD <sub>0</sub>
		DP <sub>10</sub> Note	DP9	DP8					
Set	0	Fixed	0	0	0	1/1	ON	Refer to T	able 3-5.
value	1	to "0"	1	1	1	1/2	OFF		
When reset 0		0	0	0	0	0	0	1	1

Table 3-4.	Control	<b>Register 0</b>	(P3)
1 4010 0 11		regiotor o	(

b0, b1 : These bits specify the carrier frequency and duty ratio of the REM output.

b2 : This bit specifies the availability of the carrier of the frequency specified by b<sub>0</sub> and b<sub>1</sub>.
"0" = ON (with carrier); "1" = OFF (without carrier; high level)

b<sub>3</sub> : This bit changes the carrier frequency and the timer clock's frequency division ratio.

"0" = 1/1 (carrier frequency: the specified value of b<sub>0</sub> and b<sub>1</sub>; timer clock: fx/64)

"1" = 1/2 (carrier frequency: half of the specified value of b<sub>0</sub> and b<sub>1</sub>; timer clock: fx/128)

Table 3-5.	Timer	<b>Clock and</b>	Carrier	Frequency	Setup
------------	-------	------------------	---------	-----------	-------

bз	b2	b₁	bo	Timer Clock	Carrier Frequency (Duty Ratio)
0	0	0	0	fx/64	fx/8 (Duty 1/2)
		0	1		fx/64 (Duty 1/2)
		1	0		fx/96 (Duty 1/2)
		1	1		fx/96 (Duty 1/3)
	1	×	×		Without carrier (high level)
0	0	0	0	fx/128	fx/16 (Duty 1/2)
		0	1		fx/128 (Duty 1/2)
		1	0		fx/192 (Duty 1/2)
		1	1		fx/192 (Duty 1/3)
	1	×	×		Without carrier (high level)

b4, b5, b6 : These bits specify the high-order 3 bits (DP8, DP9 and DP10) of ROM's data pointer.

**\*** Note Set DP<sub>10</sub> of the  $\mu$ PD64A to "0".

**Remark** ×: don't care

#### 3.4 Control Register 1 (P4)

Control register 1 consists of 8 bits. The contents that can be controlled are as shown below. When reset, the register becomes 0010 0110B.

Bit		b7	b6	b₅	b4	b₃	b <sub>2</sub>	b1	bo
Name		_	—	Kı	S0/S1	S2	S1/LED	Kı/o	So
	_			Pull-down	Pull-down	STOP release	mode	mode	mode
Set	0	Fixed	Fixed	OFF	OFF	Disable	S1	IN	OFF
value	1	to "0"	to "0"	ON	ON	Enable	LED	OUT	IN
When res	et	0	0	1	0	0	1	1	0

#### Table 3-6. Control Register 1 (P4)

- bo : Specifies the input mode of the So port. "0" = OFF mode (high impedance); "1" = IN (INPUT mode).
- $b_1 \ :$  Specifies the I/O mode of the Kı/o port.

"0" = IN (INPUT mode); "1" = OUT (OUTPUT mode).

- b<sub>2</sub> : Specifies the I/O mode of the  $S_1/\overline{\text{LED}}$  port. "0" =  $S_1$  (INPUT mode); "1" =  $\overline{\text{LED}}$  (output mode).
- b3 : Specified the use of the STOP mode release by S2 port (with/without pull-down resistor). "0" = disable (pull-down unavailable); "1" = enable (pull-down available).
- b4 : Specifies the availability of the pull-down resistor in S<sub>0</sub>/S<sub>1</sub> port INPUT mode. "0" = OFF (unavailable);
   "1" = ON (available)
- b5 : Specifies the availability of the pull-down resistor in K<sub>1</sub> port. "0" = OFF (unavailable);
   "1" = ON (available).

Remark In OUTPUT mode or in OFF mode, all the pull-down resistors are automatically disconnected.


18

#### 4. TIMER

#### 4.1 Timer Configuration

The timer is the block used for creating a remote control transmission pattern. As shown in Figure 4-1, it consists of a 9-bit down counter (t<sub>8</sub> to t<sub>0</sub>), a flag (t<sub>9</sub>) permitting the 1-bit timer output, and a zero detecting circuit.





#### 4.2 Timer Operation

The timer starts (counting down) when a value other than 0 is set for the down counter with a timer operation instruction. The timer operation instructions for making the timer start operation are shown below:

MOV T0, A MOV T1, A MOV T, #data10 MOV T, @R0

The down counter is decremented (-1) in the cycle of 64/fx or 128/fx<sup>Note</sup>. If the value of the down counter becomes 0, the zero detecting circuit generates the timer operation end signal to stop the timer operation. At this time, if the timer is in HALT mode (HALT #×101B) waiting for the timer to stop its operation, the HALT mode is released and the instruction following the HALT instruction is executed. The output of the timer operation end signal is continued while the down counter is 0 and the timer is stopped. There is the following relational expression between the timer's time and the down counter's set value.

Timer time = (Set value + 1)  $\times$  64/fx (or 128/fx<sup>Note</sup>)


Note This becomes 128/fx if bit 3 of the control register is set (to 1).

By setting 1 for the flag (t<sub>9</sub>) which enables the timer output, the timer can output its operation status from the  $S_1/\overline{\text{LED}}$  pin and the REM pin. The REM pin can also output the carrier while the timer is in operation.

	S1/LED Pin	REM Pin	
Timer operating	L	H (or carrier output <sup>Note</sup> )	
Timer halting	н	L	

Note The carrier output results if bit 2 of the control register 0 is cleared (to 0).

#### Figure 4-2. Timer Output (when carrier is not output)




20

#### 4.3 Carrier Output

The carrier for remote-controlled transmission can be output from the REM pin by clearing (to 0) bit 2 of the control register 0.

As shown in Figure 4-3, in the case where the timer stops when the carrier is at a high level, the carrier continues to be output until its next fall and then stops due to the function of the carrier synchronous circuit. When the timer starts operation, however, the high-level width of the first carrier may become shorter than the specified width.

Figure 4-3. Timer Output (when carrier is output)



**Notes 1.** Error when the REM output ends: Lead by "the carrier's low-level width" to lag by "the carrier's high-level width"

2. Error of the carrier's high-level width: 0 to "the carrier's high-level width"


#### 4.4 Software Control of Timer Output

The timer output can be controlled by software. As shown in Figure 4-4, the pulse with a minimum width of 1-instruction cycle (64/fx) can be output.

#### Figure 4-4. Pulse Output of 1-Instruction Cycle Width

. MOV T, #000000000B; low-level output from the REM pin .

- MOV T, #100000000B; high-level output from the REM pin
- MOV T, #000000000B; low-level output from the REM pin



#### 5. STANDBY FUNCTION

#### 5.1 Outline of Standby Function

To save current consumption, two types of standby modes, i.e., HALT mode and STOP mode, are made available. In STOP mode, the system clock stops oscillation. At this time, the XIN and XOUT pins are fixed at a low level. In HALT mode, CPU operation halts, while the system clock continues oscillation. When in HALT mode, the timer (including REM output and LED output) operates.

In either STOP mode or HALT mode, the statuses of the data memory, accumulator, and port register, etc. immediately before the standby mode is set are retained. Therefore, make sure to set the port status for the system so that the current consumption of the whole system is suppressed before the standby mode is set.

			STOP Mode	HALT Mode			
Setting instruction			HALT instruction				
Clock oscilla	tion circuit		Oscillation stopped	Oscillation continued			
	CPU		Operation halted				
	Data memory		Immediately preceding status retained				
Operation	Accumulator		Immediately preceding status retained				
statuses	Flag	F	• 0 (When 1, the flag is not placed in the standby mode.)				
		CY	Immediately preceding status retained				
Port register			Immediately preceding status retained				
	Timer		Operation halted	Operable			
			(The count value is reset to "0")				

#### Table 5-1. Statuses during Standby Mode

Cautions 1. Write the NOP instruction as the first instruction after STOP mode is released.

- 2. When standby mode is released, the status flag (F) is set (to 1).
- 3. If, at the point the standby mode has been set, its release condition is met, then the system is not placed in the standby mode. However, the status flag (F) is set (1).

#### 5.2 Standby Mode Setup and Release

The standby mode is set with the HALT #b<sub>3</sub>b<sub>2</sub>b<sub>1</sub>b<sub>0</sub>B instruction for both STOP mode and HALT mode. For the standby mode to be set, the status flag (F) is required to have been cleared (to 0).

The standby mode is released by the release condition specified with the reset (POC) or the operand of HALT instruction. If the standby mode is released, the status flag (F) is set (to 1).

Even when the HALT instruction is executed in the state that the status flag (F) has been set (to 1), the standby mode is not set. If the release condition is not met at this time, the status flag is cleared (to 0). If the release condition is met, the status flag remains set (to 1).

Even in the case when the release condition has been already met at the point that the HALT instruction is executed, the standby mode is not set. Here, also, the status flag (F) is set (to 1).

Caution Depending on the status of the status flag (F), the HALT instruction may not be executed. Be careful about this. For example, when setting HALT mode after checking the key status with the STTS instruction, the system does not enter HALT mode as long as the status flag (F) remains set (to 1) thus sometimes performing an unintended operation. In this case, the intended operation can be realized by executing the STTS instruction immediately after timer setting to clear (to 0) the status flag.

Example	STTS :	#03H	;To check the Ki pin status.
	MOV STTS		;To set the timer <b>:To clear the status flag</b>
			s time, be sure not to execute an instruction that may set the status flag.)
	HALT	#05H	;To set HALT mode

#### Table 5-2. Addresses Executed after Standby Mode Release

Release Condition	Address Executed after Release			
Reset	0 address			
Release condition shown in Table 5-3	The address following the HALT instruction			

(	Operand	Value o	f			
	HALT In	structior	1	Setting Mode	Precondition for Setup	Release Condition
b₃	b2	b1	b٥			
0	0	0	0	STOP	All Ki/o pins are high-level output.	High level is input to at least one
						of Kı pins.
	0	1	1	STOP	All Kuo pins are high-level output.	High level is input to at least one
						of Kı pins.
	1	1	0	STOP <sup>Note 1</sup>	The K <sub>I/00</sub> pin is high-level output.	High level is input to at least one
						of Kı pins.
1	Any of	the		STOP	[The following condition is ad	ded in addition to the above.]
	combii	nations of	of		—	High level is input to at least one
	b2b1b0 above					of $S_0$ , $S_1$ and $S_2$ pins <sup>Note 2</sup> .
0/1	1	0	1	HALT		When the timer's down counter is 0

#### Table 5-3. Standby Mode Setup (HALT #b3b2b1b0B) and Release Conditions

- **Notes 1.** When setting HALT #×110B, configure a key matrix by using the K<sub>I/O0</sub> pin and the K<sub>I</sub> pin so that an internal reset takes effect at the time of program hang-up.
  - 2. At least one of the S<sub>0</sub>, S<sub>1</sub> and S<sub>2</sub> pins (the pin used for releasing the standby) must be specified as follows:

- Cautions 1. The internal reset takes effect when the HALT instruction is executed with an operand value other than that above or when the precondition has not been satisfied when executing the HALT instruction.
  - 2. If STOP mode is set when the timer's down counter is not 0 (timer operating), the system is placed in STOP mode only after all the 10 bits of the timer's down counter and the timer output permit flag are cleared to 0.
  - 3. Write the NOP instruction as the first instruction after STOP mode is released.

24

So, S1 pins : INPUT mode (specified by bits 0 and 2 of the P4 register)

S2 pin : Use of STOP mode release enabled (specified by bit 3 of the P4 register)

#### 5.3 Standby Mode Release Timing

#### (1) STOP Mode Release Timing





Figure 5-1. STOP Mode Release by Release Condition

- Caution When a release condition is established in the STOP mode, the device is released from the STOP mode, and goes into a wait state. At this time, if the release condition is not held, the device goes into STOP mode again after the wait time has elapsed. Therefore, when releasing the STOP mode, it is necessary to hold the release condition longer than the wait time.
- (2) HALT Mode Release Timing





### 6. RESET

The system reset takes effect by means of the causes as follows:

- When the POC circuit has detected low-power voltage
- When the operand value is illegal or does not satisfy the precondition when the HALT instruction is executed
- When the accumulator is 0H when the RLZ instruction is executed
- When stack pointer overflows or underflows

Table 6-1. Hardware Statuses after Reset

Hard	ware		<ul> <li>Resetting by Internal POC Circuit in Operation</li> <li>Resetting by Other Factors<sup>Note 1</sup></li> </ul>	Resetting by the Internal POC Circuit during     STANDBY Mode						
PC (11 bi	PC (11 bits)		000H							
SP (1 bit)			0B							
Data R0 = DP			000H							
memory	R1-R	F	Undefined	Previous status retained						
Accumula	Accumulator (A)		Undefined	Undefined						
Status fla	g (F)		0B							
Carry flag	(CY)		0B							
Timer (10	bits)		000H							
Port regis	ter	P0	FFH							
		P1	×××× 11×1B <sup>Note 2</sup>							
Control re	gister	P3	03H							
		P4	26H							

Notes 1. The following resets are available.

- Reset when executing the HALT instruction (when the operand value is illegal or does not satisfy the precondition)
- Reset when executing the RLZ instruction (when A = 0)
- Reset by stack pointer's overflow or underflow
- 2. Refers to the value by the  $K_1$  or  $S_2$  pin status.

In order to prevent malfunction, be sure to input a low level to more than one of pins  $K_{10}$  to  $K_{13}$  when POC is released due to supply voltage startup.

### 7. POC CIRCUIT

The POC circuit monitors the power supply voltage and applies an internal reset in the microcontroller at the time of battery replacement.


- Cautions 1. There are cases in which the POC circuit cannot detect a low power supply voltage of less than 1 ms. Therefore, if the power supply voltage has become low for a period of less than 1 ms, the POC circuit may malfunction because it does not generate an internal reset signal.
  - 2. Clock oscillation is stopped by the resonator due to low power supply voltage before the POC circuit generates the internal reset signal. In this case, malfunction may result, for example when the power supply voltage is recovered after the oscillation is stopped. This type of phenomenon takes place because the POC circuit does not generate an internal reset signal (because the power supply voltage recovers before the low power supply voltage is detected) even though the clock has stopped. If, by any chance, a malfunction has taken place, remove the battery for a short time and put it back. In most cases, normal operation will be resumed.
  - 3. In order to prevent malfunction, be sure to input a low level to more than one of pins K<sub>10</sub> to K<sub>13</sub> when POC is released due to supply voltage startup).

#### 7.1 Functions of POC Circuit

The POC circuit has the following functions:

- Generates an internal reset signal when  $V_{DD} \leq V_{POC}$ .
- Cancels an internal reset signal when VDD > VPOC.

Here, VDD: power supply voltage, VPOC: POC-detected voltage.



- **Notes 1.** In reality, there is the oscillation stabilization wait time until the circuit is switched to OPERATING mode. The oscillation stabilization wait time is about 252/fx to 700/fx (when about 70 to 190  $\mu$ s; fx = 3.64 MHz).
  - For the POC circuit to generate an internal reset signal when the power supply voltage has fallen, it is necessary for the power supply voltage to be kept less than the VPOC for the period of 1 ms or more. Therefore, in reality, there is the time lag of up to 1 ms until the reset takes effect.
  - 3. The POC-detected voltage (VPOC) varies between approximately 1.7 to 2.0 V; thus, the resetting may be canceled at a power supply voltage smaller than the assured range (VDD = 2.0 to 3.6 V). However, as long as the conditions for operating the POC circuit are met, the actual lowest operating power supply voltage becomes lower than the POC-detected voltage. Therefore, there is no malfunction occurring due to the shortage of power supply voltage. However, malfunction for such reasons as the clock not oscillating due to low power supply voltage may occur (refer to Cautions 3. in 7. POC CIRCUIT).

#### 7.2 Oscillation Check at Low Supply Voltage

A reliable resetting operation can be expected of the POC circuit if it satisfies the condition that the clock can oscillate even at low power supply voltage (the oscillation start voltage of the resonator being even lower than the POC-detected voltage). Whether this condition is being met or not can be checked by measuring the oscillation status on a product which actually contains a POC circuit, as follows.

<1> Connect a storage oscilloscope to the Xout pin so that the oscillation status can be measured. <2> Connect a power supply whose output voltage can be varied and then gradually raise the power supply voltage VDD from 0 V (making sure to avoid VDD > 3.6V).

★ At first (during VDD < approx. 1.7 V), the XOUT pin is 0 V regardless of the VDD. However, at the point that VDD reaches the POC-detected voltage (VPOC = 1.85 V (TYP.)), the voltage of the XOUT pin jumps to about 0.5 VDD. Maintain this power supply voltage for a while to measure the waveform of the XOUT pin. If, by any chance, the oscillation start voltage of the resonator is lower than the POC-detected voltage, the growing oscillation of the XOUT pin can be confirmed within several ms after the VDD has reached the VPOC.</p>

#### 8. SYSTEM CLOCK OSCILLATOR

The system clock oscillator consists of oscillators for ceramic resonators (fx = 2.4 to 8 MHz).




Figure 8-1. System Clock

The system clock oscillator stops its oscillation when reset or in STOP mode.

- Caution When using the system clock oscillator, wire area indicated by the dotted-line in the diagram as follows to reduce the effects of the wiring capacitance, etc.
  - Make the wiring as short as possible.
  - Do not allow the wiring to intersect other signal lines. Do not wire close to lines through which large fluctuating currents flow.
  - Make sure that the point where the oscillator capacitor is installed is always at the same electric potential as the ground. Never earth with a ground pattern through which large currents flow.
  - Do not extract signals from the oscillator.


#### 9. INSTRUCTION SET

#### 9.1 Machine Language Output by Assembler


The bit length of the machine language of this product is 10 bits per word. However, the machine language that is output by the assembler is extended to 16 bits per word. As shown in the example below, the expansion is made by inserting 3-bit extended bits (111) in two locations.

#### Figure 9-1. Example of Assembler Output (10 bits extended to 16 bits)

<1> In the case of "ANL A, @R0H"



<2>In the case of "OUT P0, #data8"



# 9.2 Circuit Symbol Description

А	: Accumulator
ASR	: Address Stack Register
addr	: Program memory address
CY	: Carry flag
data4	: 4-bit immediate data
data8	: 8-bit immediate data
data10	: 10-bit immediate data
F	: Status flag
PC	: Program Counter
Pn	: Port register pair (n = 0, 1, 3, 4)
P0n	: Port register (low-order 4 bits)
P1n	: Port register (high-order 4 bits)
ROMn	: Bit n of the program memory's $(n = 0.9)$
Rn	: Register pair
R0n	: Data memory (General-purpose register; n = 0-F)
R1n	: Data memory (General-purpose register; n = 0-F)
SP	: Stack Pointer
Т	: Timer register
Т0	: Timer register (low-order 4 bits)
T1	: Timer register (high-order 4 bits)
(×)	: Content addressed with $\times$

# 9.3 Mnemonic to/from Machine Language (Assembler Output) Contrast Table

#### Accumulator Operation Instructions

Mnomonio	Onerend	Ins	struction Co	de	Operation	Instruction	Instruction
Vnemonic	Operand	1st Word	2nd Word	3rd Word	Operation	Length	Cycle
ANL	A, R0n	FBEn			$(A) \leftarrow (A) \land (Rmn)  m = 0, 1  n = 0-F$	1	1
	A, R1n	FAEn			$CY \gets A_3 \bullet Rmn_3$		
	A, @R0H	FAF0			(A) ← (A) ∧ ((P13), (R0))7-4		
					$CY \leftarrow A_3 \bullet ROM_7$		
	A, @R0L	R0L FBF0			(A) ← (A) ^ ((P13), (R0)) <sub>3-0</sub>		
					$CY \leftarrow A_3 \bullet ROM_3$		
	A, #data4	FBF1	data4		$(A) \leftarrow (A) \land data4$	2	
					$CY \leftarrow A_3 \bullet data4_3$		
ORL	A, R0n	FDEn			$(A) \leftarrow (A) \lor (Rmn)  m = 0, 1  n = 0-F$	1	
	A, R1n	FCEn			$CY \leftarrow 0$		
	A, @R0H	FCF0			(A) ← (A) ∨ ((P13), (R0)) <sub>7-4</sub>		
					$CY \leftarrow 0$		
	A, @R0L	FDF0			(A) ← (A) ∨ ((P13), (R0)) <sub>3-0</sub>		
					$CY \leftarrow 0$		
	A, #data4	FDF1	data4		$(A) \leftarrow (A) \lor data4$	2	
					$CY \leftarrow 0$		
XRL	A, R0n	F5En			$(A) \leftarrow (A) \forall (Rmn)  m = 0, 1  n = 0-F$	1	
	A, R1n	F4En			$CY \gets A_3 \bullet Rmn_3$		
	A, @R0H	F4F0			(A) ← (A) ∀ ((P13), (R0)) <sub>7-4</sub>		
					$CY \gets A_3 \bullet ROM_7$		
	A, @R0L	F5F0			(A) ← (A) ∀ ((P13), (R0)) <sub>3-0</sub>		
					$CY \gets A_3 \bullet ROM_3$		
	A, #data4	F5F1	data4		$(A) \leftarrow (A) \forall data4$	2	
					$CY \leftarrow A_3 \bullet data4_3$		
INC	А	F4F3			(A) ← (A) + 1	1	
					if (A) = 0 CY $\leftarrow$ 1		
					else CY $\leftarrow$ 1		
RL	А	FCF3			$(A_{n+1}) \leftarrow (A_n), (A_0) \leftarrow (A_3)$		
					$CY \gets A_3$		
RLZ	А	FEF3			if A = 0 reset		
					else (An+1) $\leftarrow$ (An), (A0) $\leftarrow$ (A3)		
					$CY \leftarrow A_3$		

#### Input/output Instructions

Mnemonic	Operand	Ins	struction Co	de	Operation	Instruction	Instruction
winemonic	Operanu	1st Word	2nd Word	3rd Word	Operation	Length	Cycle
IN	A, P0n	FFF8 + n	—	_	$(A) \gets (Pmn)  m = 0, \ 1  n = 0, \ 1, \ 3, \ 4$	1	1
	A, P1n	FEF8 + n	_	_	$CY \leftarrow 0$		
OUT	P0n, A	E5F8 + n	—	—	$(Pmn) \leftarrow (A)  m = 0, \ 1  n = 0, \ 1, \ 3, \ 4$		
	P1n, A	E4F8 + n	_	_			
ANL	A, P0n	FBF8 + n	_	_	$(A) \leftarrow (A) \land \ (Pmn)  m = 0, \ 1  n = 0, \ 1, \ 3, \ 4$		
	A, P1n	FAF8 + n	—	—	CY ← A₃ • Pmn₃		
ORL	A, P0n	FDF8 + n	_	_	$(A) \leftarrow (A) \lor (Pmn)  m = 0, 1  n = 0, 1, 3, 4$		
	A, P1n	FCF8 + n	_	_	$CY \leftarrow 0$		
XRL	A, P0n	F5F8 + n	_	_	$(A) \leftarrow (A) \neq (Pmn)  m = 0, 1  n = 0, 1, 3, 4$		
	A, P1n	F4F8 + n	_	_	$CY \leftarrow A_3 \bullet Pmn_3$		

Mnemonic	Operand	Instruction Code			Operation		Instruction	Instruction
		1st Word	2nd Word	3rd Word	Operation	Length	Cycle	
OUT	Pn, #data8	E6F8 + n	data8		(Pn) ← data8	n = 0, 1, 3, 4	2	1

Remark Pn: P1n-P0n are dealt with in pairs.

#### **Data Transfer Instruction**

Mnemonic	Operand	Instruction Code			Operation	Instruction	Instruction
whethorne	Operanu	1st Word	2nd Word	3rd Word	Operation	Length	Cycle
MOV	A, R0n	FFEn			$(A) \leftarrow (Rmn) \qquad m = 0, 1  n = 0-F$	1	1
	A, R1n	FEEn			$CY \leftarrow 0$		
	A, @R0H	FEF0			(A) ← ((P13), (R0)) <sub>7-4</sub>		
					$CY \leftarrow 0$		
	A, @R0L	FFF0			(A) ← ((P13), (R0))7-4		
					$CY \leftarrow 0$		
	A, #data4	FFF1	data4		$(A) \leftarrow data4$	2	
					$CY \leftarrow 0$		
	R0n, A	E5En			$(Rmn) \leftarrow (A) \qquad m = 0, \ 1  n = 0-F$	1	
	R1n, A	E4En					

Mnemonic	Operand	Instruction Code			Operation		Instruction	Instruction
Millemonic	Operanu	1st Word	2nd Word	3rd Word	Operation		Length	Cycle
MOV	Rn, #data8	E6En	data8	_	(R1n-R0n) ← data8	n = 0-F	2	1
	Rn, @R0	E7En	—	_	$(\texttt{R1n-R0n}) \leftarrow ((\texttt{P13}),  (\texttt{R0}))$	n = 1-F	1	

Remark Rn: R1n-R0n are dealt with in pairs.

#### **Branch Instructions**

Mnemonic	Operand	Ins	struction Co	de	Operation	Instruction	Instruction
winemonic	Operanu	1st Word	2nd Word	3rd Word	Operation	Length	Cycle
JMP	addr (Page 0)	E8F1	addr		$PC \leftarrow addr$	2	1
	addr (Page 1)	E9F1	addr				
JC	addr (Page 0)	ECF1	addr		if $CY = 1$ PC $\leftarrow$ addr		
	addr (Page 1)	EAF1	addr		else PC $\leftarrow$ PC + 2		
JNC	addr (Page 0)	EDF1	addr		if $CY = 0$ PC $\leftarrow$ addr		
	addr (Page 1)	EBF1	addr		else PC $\leftarrow$ PC + 2		
JF	addr (Page 0)	EEF1	addr		if $F = 1$ PC $\leftarrow$ addr		
	addr (Page 1)	F0F1	addr		else PC $\leftarrow$ PC + 2		
JNF	addr (Page 0)	EFF1	addr		if $F = 0$ PC $\leftarrow$ addr		
	addr (Page 1)	F1F1	addr		else PC $\leftarrow$ PC + 2		

Caution 0 and 1, which refer to PAGE0 and 1, are not written when describing mnemonics.

#### **Subroutine Instructions**

Mnemonic	Operand	Instruction Code			Operation	Instruction	Instruction
witternottic	Operatio	1st Word	2nd Word	3rd Word	Operation	Length	Cycle
CALL	addr (Page 0)	E6F2	E8F1	addr	$SP \leftarrow SP + 1$ , $ASR \leftarrow PC$ , $PC \leftarrow addr$	3	2
	addr (Page 1)	E6F2	E9F1	addr			
RET		E8F2			$PC \leftarrow ASR, SP \leftarrow SP - 1$	1	1

Caution 0 and 1, which refer to PAGE0 and 1, are not written when describing mnemonics.

#### **Timer Operation Instructions**

Mnemonic	Operand	Instruction Code			Operation		Instruction	Instruction
witternottic	Operanu	1st Word	2nd Word	3rd Word	Operation		Length	Cycle
MOV	A, T0	FFFF			$(A) \gets (Tn)$	n = 0, 1	1	1
	A, T1	FEFF			$CY \gets 0$			
	T0, A	E5FF			$(Tn) \leftarrow (A)$	n = 0, 1		
	T1, A	F4FF			(T) n $\leftarrow$ 0			

Mnemonic	Operand	Instruction Code			Operation	Instruction	Instruction
WITEITIOTTIC		1st Word	2nd Word	3rd Word		Length	Cycle
MOV	T, #data10	E6FF	data10		$(T) \leftarrow data10$	1	1
	T, @R0	F4FF			(T) ← ((P13), (R0))		

#### Others

Mnemonic	Operand	Instruction Code			Operation	Instruction	Instruction
		1st Word	2nd Word	3rd Word	Operation	Length	Cycle
HALT	#data4	E2F1	data4		Standby mode	2	1
STTS	#data4	E3F1	data4		if statuses match $F \leftarrow 1$		
					else $F \leftarrow 0$		
	R0n	E3En			if statuses match $F \leftarrow 1$	1	
					else $F \leftarrow 0$ $n = 0-F$		
SCAF		FAF3			if A = 0FH CY $\leftarrow$ 1		
					else $CY \leftarrow 0$		
NOP		E0E0			$PC \leftarrow PC + 1$		

#### 9.4 Accumulator Operation Instructions

ANL A, R0n	
ANL A, R1n	
<1>Instruction code	: 1 1 0 1 R4 0 R3 R2 R1R0
<2> Cycle count	: 1
<3> Function	: (A) $\leftarrow$ (A) $\land$ (Rmn) m = 0, 1 n = 0 to F
	$CY \leftarrow A_3 \bullet Rmn_3$

The accumulator contents and the register Rmn contents are ANDed and the results are entered in the accumulator.

ANL A, @R0H	
ANL A, @R0L	
<1>Instruction code	: 1 1 0 1 0/1 1 0 0 0 0
<2>Cycle count	: 1
<3> Function	: (A) $\leftarrow$ (A) $\wedge$ ((P13), (R0))_{7-4} (in the case of ANL A, @R0H)
	$CY \leftarrow A_3 \bullet ROM_7$
	(A) $\leftarrow$ (A) $\land$ ((P13), (R0)) <sub>3-0</sub> (in the case of ANL A, @R0L)
	$CY \leftarrow A_3 \bullet ROM_3$

The accumulator contents and the program memory contents specified with the control register P13 and register pair R<sub>10</sub>-R<sub>00</sub> are ANDed and the results are entered in the accumulator.

If H is specified,  $b_7$ ,  $b_6$ ,  $b_5$  and  $b_4$  take effect. If L is specified,  $b_3$ ,  $b_2$ ,  $b_1$  and  $b_0$  take effect.

#### • Program memory (ROM) organization

b9	b7	b	b₅	b4	b <sub>8</sub>	bз	b2	b1	bo
				_					
	H↓			L↓					

Valid bits at the time of accumulator operation

#### ANL A, #data4

<1>Instruction code	: 1 1 0 1 1 1 0 0 0 1
	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
<2> Cycle count	: 1
<3> Function	: (A) $\leftarrow$ (A) $\land$ data4
	$CY \leftarrow A_3 \bullet data4_3$

The accumulator contents and the immediate data are ANDed and the results are entered in the accumulator.

#### ORL A, R0n ORL A, R1n

 <1> Instruction code
 :
 1
 1
 0
  $R_3 R_2 R_1 R_0$  

 <2> Cycle count
 :
 1

 <3> Function
 :
 (A) <-->
 (Rmn)
 m = 0, 1
 n = 0 to F

 CY <->
 0

The accumulator contents and the register Rmn contents are ORed and the results are entered in the accumulator.

#### ORL A, @R0H

#### ORL A, @R0L

 $\begin{array}{rll} <1> \text{Instruction code} & : & \hline 1 & 1 & 0 & 0 & 0 & 1 \\ <2> \text{ Cycle count} & : & 1 \\ <3> \text{ Function} & : & (A) \leftarrow (A) \lor (P13), (R0))_{7-4} \text{ (in the case of ORL A, @R0H)} \\ & & (A) \leftarrow (A) \lor (P13), (R0))_{3-0} \text{ (in the case of ORL A, @R0L)} \\ & & \text{ CY} \leftarrow 0 \end{array}$ 

The accumulator contents and the program memory contents specified with the control register P13 and register pair  $R_{10}$ - $R_{00}$  are ORed and the results are entered in the accumulator.

If H is specified, b7, b6, b5 and b4 take effect. If L is specified, b3, b2, b1 and b0 take effect.

#### ORL A, #data4

The accumulator contents and the immediate data are exclusive-ORed and the results are entered in the accumulator.

# XRL A, R0n

#### XRL A, R1n

 $\begin{array}{rl} <1> \text{Instruction code} & : \hline 1 & 0 & 1 & 0 & R_4 & 0 & R_3 & R_2 & R_1 & R_0 \\ <2> \text{ Cycle count} & : 1 \\ <3> \text{ Function} & : (A) \leftarrow (A) \lor (Rmn) & m = 0, 1 & n = 0 \text{ to } F \\ & & & \text{ CY} \leftarrow A_3 \bullet \text{ Rmn}_3 \end{array}$ 

The accumulator contents and the register Rmn contents are ORed and the results are entered in the accumulator.

## XRL A, @R0H

<1>Instruction code	: 1 0 1 0 0/1 1 0 0 0 0
<2>Cycle count	: 1
<3> Function	: (A) $\leftarrow$ (A) $\forall$ (P13), (R0))7-4 (in the case of XRL A, @R0H)
	$CY \leftarrow A_3 \bullet ROM_7$
	(A) $\leftarrow$ (A) $\forall$ (P13), (R0)) <sub>3-0</sub> (in the case of XRL A, @R0L)
	$CY \leftarrow A_3 \bullet ROM_3$

The accumulator contents and the program memory contents specified with the control register P13 and register pair  $R_{10}$ - $R_{00}$  are exclusive-ORed and the results are entered in the accumulator. If H is specified, b<sub>7</sub>, b<sub>6</sub>, b<sub>5</sub>, and b<sub>4</sub> take effect. If L is specified, b<sub>3</sub>, b<sub>2</sub>, b<sub>1</sub>, and b<sub>0</sub> take effect.

#### XRL A, #data4

<1>Instruction code	: 1 0 1 0 1 1 0 0 0 1
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
<2>Cycle count	: 1
<3> Function	: (A) $\leftarrow$ (A) $\forall$ data4
	$CY \leftarrow A_3 \bullet data4_3$

The accumulator contents and the immediate data are exclusive-ORed and the results are entered in the accumulator.

#### INC A

<1>Instruction code	: 1 0 1 0 0 1 0 0 1 1
<2> Cycle count	: 1
<3> Function	: (A) ← (A) + 1
	$ \text{if}  A = 0  CY \leftarrow 1 \\$
	else $CY \leftarrow 0$
The second states	

The accumulator contents are incremented (+1).

# RL A

<1>Instruction code	: 1 1 1 0 0 1 0 0 1 1
<2>Cycle count	: 1
<3> Function	$: (A_n + 1) \leftarrow (A_n), (A_0) \leftarrow (A_3)$
	$CY \leftarrow A_3$

The accumulator contents are rotated anticlockwise bit by bit.

### RLZ A

$$\begin{array}{rll} <1> Instruction \ code & : \hline 1 & 1 & 1 & 0 & 1 & 1 & 0 & 0 & 1 & 1 \\ <2> Cycle \ count & : & 1 \\ <3> Function & : & if \ A = 0 & reset \\ & else & (A_n + 1) \leftarrow (An), \ (A_0) \leftarrow (A_3) \\ & CY \leftarrow A_3 \end{array}$$

The accumulator contents are rotated anticlockwise bit by bit.

If A = 0H at the time of command execution, an internal reset takes effect.

# 9.5 Input/Output Instructions

#### 

The port Pmn data is loaded (read) onto the accumulator.

# OUT P0n, A

```
OUT P1n, A
```

 $\begin{array}{rl} <1> Instruction \ code & : \hline 0 & 0 & 1 & 0 & P_4 & 1 & 1 & P_2 & P_1 & P_0 \\ <2> Cycle \ count & : & 1 \\ <3> Function & : & (Pmn) \leftarrow (A) & m = 0, & 1 & n = 0, & 1, & 3, & 4 \\ & The \ accumulator \ contents \ are \ transferred \ to \ port \ Pmn \ to \ be \ latched. \end{array}$ 

# ANL A, P0n

# ANL A, P1n

 $\begin{array}{rll} <1> \mbox{ Instruction code } & : \end{tabular} & 1 & 1 & 0 & 1 & P_4 & 1 & 1 & P_2 & P_1 & P_0 \\ <2> \mbox{ Cycle count } & : & 1 \\ <3> \mbox{ Function } & : & (A) \leftarrow (A) \wedge (Pmn) & m = 0, \ 1 & n = 0, \ 1, \ 3, \ 4 & CY \leftarrow A_3 \bullet Pmn \end{array}$ 

The accumulator contents and the port Pmn contents are ANDed and the results are entered in the accumulator.

# ORL A, P0n

#### ORL A, P1n

The accumulator contents and the port Pmn contents are ORed and the results are entered in the accumulator.

# XRL A, P0n

#### XRL A, P1n

 $\begin{array}{rl} <1> \text{ Instruction code} & : \end{tabular} & 1 & 0 & 1 & 0 & P_4 & 1 & 1 & P_2 & P_1 & P_0 \\ <2> & \text{Cycle count} & : & 1 \\ <3> & \text{Function} & : & (A) \leftarrow (A) \forall (Pmn) & m = 0, \ 1 & n = 0, \ 1, \ 3, \ 4 & CY \leftarrow A_3 \bullet Pmn \end{array}$ 

The accumulator contents and the port Pmn contents are exclusive-ORed and the results are entered in the accumulator.

#### OUT Pn, #data8

<1>Instruction code	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
	: 0 d7 d6 d5 d4 0 d3 d2 d1 d0
<2> Cycle count	:1
<3> Function	: (Pn) ← data8  n = 0, 1, 3, 4
The immediate da	ata is transferred to port Pn. In this case, port Pn refers to P1n-P0n operating in pairs.

# 9.6 Data Transfer Instructions

#### MOV A, R0n

```
MOV A, R1n
```

 $\begin{array}{rl} <1> \mbox{ Instruction code } & : \end{tabular} \begin{array}{l} 1 & 1 & 1 & R_4 & 0 & R_3 & R_2 & R_1 & R_0 \\ <2> \mbox{ Cycle count } & : & 1 \\ <3> \mbox{ Function } & : & (A) \leftarrow (Rmn) & m = 0, \ 1 & n = 0 \ to \ F \\ & & CY \leftarrow 0 \end{array}$ 

The register Rmn contents are transferred to the accumulator.

### MOV A, @R0H

<1>Instruction code	: 1 1 1 1 0 1 0 0 0 0
<2> Cycle count	: 1
<3> Function	: (A) ← ((P13), (R0))7-4
	$CY \leftarrow 0$

The high-order 4 bits ( $b_7 b_6 b_5 b_4$ ) of the program memory specified with control register P13 and register pair R<sub>10</sub>-R<sub>00</sub> are transferred to the accumulator.  $b_9$  is ignored.

# MOV A, @ROL

<1>Instruction code	: 1 1 1 1 1 1 0 0 0 0
<2> Cycle count	: 1
<3> Function	: (A) ← ((P13), (R0))₃-₀
	$CY \leftarrow 0$

The low-order 4 bits ( $b_3 b_2 b_1 b_0$ ) of the program memory specified with control register P13 and register pair R<sub>10</sub>-R<sub>00</sub> are transferred to the accumulator.  $b_8$  is ignored.

# • Program memory (ROM) contents

@R <sub>0</sub> H			<b>.</b>		@F	<u>Ro</u> L			
b∍	b7	b	b₅	b4	bଃ	b₃	b2	bı	bo

# MOV A, #data4

<1>Instruction code	: 1 1 1 1 1 1 0 0 0 1
	: 0 0 0 0 0 0 d <sub>3</sub> d <sub>2</sub> d <sub>1</sub> d <sub>0</sub>
<2>Cycle count	: 1
<3> Function	: (A) $\leftarrow$ data4
	$CY \gets 0$

The immediate data is transferred to the accumulator.

# MOV R0n, A MOV R1n, A


 $\begin{array}{rll} <1> Instruction \ code & : \hline 0 & 0 & 1 & 0 & R_4 & 0 & R_3 & R_2 & R_1 & R_0 \\ <2> Cycle \ count & : & 1 \\ <3> Function & : & (Rmn) \leftarrow (A) & m = 0, & 1 & n = 0 \ to & F \\ & The \ accumulator \ contents \ are \ transferred \ to \ register \ Rmn. \end{array}$ 

## MOV Rn, #data8

<3>Function : (R1n-R0n)  $\leftarrow$  data8 n = 0 to F

The immediate data is transferred to the register. Using this instruction, registers operate as register pairs.


The pair combinations are as follows:



#### MOV Rn, @R0

The program memory contents specified with control register P13 and register pair R<sub>10</sub>-R<sub>00</sub> are transferred to register pair R1n-R0n. The program memory consists of 10 bits and has the following state after the transfer to the register.

Program memory



The high-order 2 bits of the program memory address is specified with the control register (P13).

# 9.7 Branch Instructions

The program memory consists of pages in steps of 1K (000H to 3FFH). However, as the assembler automatically performs page optimization, it is unnecessary to designate pages. The pages allowed for each product are as follows.

★ μPD64A (ROM: 1K steps) : page 0
 μPD65 (ROM: 2K steps) : pages 0, 1
 μPD6P5 (PROM: 2K steps) : pages 0, 1

#### JMP addr

The 10 bits (PC<sub>9-0</sub>) of the program counter are replaced directly by the specified address addr ( $a_9$  to  $a_0$ ).

#### JC addr

<1>Instruction code : page 0 0 1 1 0 0 1 0 0 0 1 ; page 1 0 1 0 1 0 1 0 0 0 1
<2>Cycle count : 1
<3>Function : if CY = 1 PC 
$$\leftarrow$$
 addr
else PC  $\leftarrow$  PC + 2
If the carry flag CY is set (to 1) a jump is made to the address specified with addr (a)

If the carry flag CY is set (to 1), a jump is made to the address specified with addr (a9 to a0).

#### JNC addr

<1>Instruction code : page 0 0 1 1 0 1 1 0 0 0 1 ; page 1 0 1 0 1 1 1 0 0 0 1  $a_3 a_7 a_6 a_6 a_4 a_8 a_3 a_2 a_1 a_0$ <2>Cycle count : 1 <3>Function : if CY = 0 PC  $\leftarrow$  addr else PC  $\leftarrow$  PC + 2

If the carry flag CY is cleared (to 0), a jump is made to the address specified with addr (a9 to a0).

#### JF addr

If the status flag F is set (to 1), a jump is made to the address specified with addr (a9 to a0).

#### JNF addr

<1>Instruction code	: page 0 0 1 1 1 1 1 0 0 0 1 ; page 1 1 0 0 0 1 1 0 0 0 1
	$a_9 a_7 a_6 a_5 a_4 a_8 a_3 a_2 a_1 a_0$
<2> Cycle count	: 1
<3> Function	: if $F = 0$ PC $\leftarrow$ addr
	else $PC \leftarrow PC + 2$

If the status flag F is cleared (to 0), a jump is made to the address specified with addr (a9 to a0).

#### 9.8 Subroutine Instructions

The program memory consists of pages in steps of 1K (000H to 3FFH). However, as the assembler automatically performs page optimization, it is unnecessary to designate pages. The pages allowed for each product are as follows.

μPD64A (ROM: 1K steps) : page 0 μPD65 (ROM: 2K steps) : pages 0, 1 μPD6P5 (PROM: 2K steps) : pages 0, 1

#### CALL addr

Increments (+1) the stack pointer value and saves the program counter value in the address stack register. Then, enters the address specified with the operand addr ( $a_9$  to  $a_0$ ) into the program counter. If a carry is generated when the stack pointer value is incremented (+1), an internal reset takes effect.


#### RET

 $\begin{array}{rrrr} <1> \text{Instruction code} & : \hline 0 & 1 & 0 & 0 & 1 & 0 & 0 & 1 & 0 \\ <2> \text{Cycle count} & : 1 \\ <3> \text{Function} & : \text{PC} \leftarrow \text{ASR} \\ & \text{SP} \leftarrow \text{SP} - 1 \end{array}$ 


Restores the value saved in the address stack register to the program counter. Then, decrements (-1) the stack pointer.

If a borrow is generated when the stack pointer value is decremented (-1), an internal reset takes effect.

## 9.9 Timer Operation Instructions



The timer Tn contents are transferred to the accumulator. T1 corresponds to (t9, t8, t7, t6); T0 corresponds to (t5, t4, t3, t2).



# MOV TO, A

#### MOV T1, A

<1>Instruction code	: 0 0 1 0 0/1 1 1 1 1 1
<2> Cycle count	: 1
<3> Function	: (Tn) $\leftarrow$ (A) n = 0, 1

The accumulator contents are transferred to the timer register Tn. T1 corresponds to ( $t_9$ ,  $t_8$ ,  $t_7$ ,  $t_6$ ); T0 corresponds to ( $t_5$ ,  $t_4$ ,  $t_3$ ,  $t_2$ ). After executing this instruction, if data is transferred to T1,  $t_1$  becomes 0; if data is transferred to T0,  $t_0$  becomes 0.

#### MOV T, #data10

<1>Instruction code	: 0 0 1 1 0 1 1 1 1 1
	t1 t9 t8 t7 t6 t0 t5 t4 t3 t2
<2> Cycle count	: 1
<3> Function	: (T) ← data10
<b>T</b> I · · · ·	

The immediate data is transferred to the timer register T (t<sub>9</sub>-t<sub>0</sub>).


**Remark** The timer time is set with (set value + 1)  $\times$  64/fx or 128/fx.

#### MOV T, @R0

<1>Instruction code : 0 0 1 1 1 1 1 1 1 1 1 : 1 <2> Cycle count <3> Function : (T)  $\leftarrow$  ((P13), (R0))

Transfers the program memory contents to the timer register T (to to) specified with the control register P13 and the register pair R10-R00.

The program memory, which consists of 10 bits, is placed in the following state after the transfer to the register.



The high-order 2 bits of the program memory address are specified with the control register (P13).

Caution When setting a timer value in the program memory, ensure to use the DT directive.

#### 9.10 Others

#### HALT #data4

```
<1>Instruction code
                                : 0 0 0 1 0 1 0 0 0 1
                                  : 0 0 0 0 0 0 d<sub>3</sub> d<sub>2</sub> d<sub>1</sub> d<sub>0</sub>
<2> Cycle count
                                  : 1
```

<3> Function

```
: Sandby mode
```

Places the CPU in standby mode.

The condition for having the standby mode (HALT/STOP mode) canceled is specified with the immediate data.

#### STTS R0n

<1> Instruction code : 0 0 0 1 1 0 R<sub>3</sub> R<sub>2</sub> R<sub>1</sub>R<sub>0</sub> : 1

<2> Cycle count

<3> Function : if statuses match  $F \leftarrow 1$ 

else  $F \leftarrow 0$  n = 0 to F

Compares the So, S1, KI/O, KI, and TIMER statuses with the register Ron contents. If at least one of the statuses coincides with the bits that have been set, the status flag F is set (to 1).

If none of them coincide, the status flag F is cleared (to 0).

#### STTS #data4

<1>Instruction code	: 0 0 0 1 1 1 0 0 0 1
	: 0 0 0 0 0 0 $d_3 d_2 d_1 d_0$
<2> Cycle count	: 1
<3> Function	: if statuses match $F \leftarrow 1$
	else $F \leftarrow 0$

Compares the S<sub>0</sub>, S<sub>1</sub>, K<sub>1/0</sub>, K<sub>1</sub>, and TIMER statuses with the immediate data contents. If at least one of the statuses coincides with the bits that have been set, the status flag F is set (to 1). If none of them coincide, the status flag F is cleared (to 0).

# SCAF (Set Carry If Acc = FH)

 $\begin{array}{rll} <1> \mbox{ Instruction code } & : \end{tabular} & 1 & 1 & 0 & 1 & 0 & 1 & 1 \\ <2> \mbox{ Cycle count } & : & 1 \\ <3> \mbox{ Function } & : & \mbox{ if } A = 0\mbox{ FH } CY \leftarrow 1 \\ & & \mbox{ else } CY \leftarrow 0 \end{array}$ 

Sets the carry flag CY (to 1) if the accumulator contents are FH. The accumulator values after executing the SCAF instruction are as follows:

Accumula	Accumulator Value					
Before execution	After execution	Carry Flag				
×××0	0000	0 (clear)				
××01	0001	0 (clear)				
×011	0011	0 (clear)				
0111	0111	0 (clear)				
1111	1111	1 (set)				

**Remark** ×: don't care

NOP

## **10. ASSEMBLER RESERVED WORDS**

#### **10.1 Mask Option Directives**

When creating the  $\mu$ PD64A and 65 program, it is necessary to use a mask option directive in the assembler's source program.

#### 10.1.1 OPTION and ENDOP directives

From the OPTION directive on to the ENDOP directive are called the mask option definition block. The format of the mask option definition block is as follows:

Symbol field	Mnemonic field	Operand field	Comment field
[Label:]	OPTION		[; Comment]
	:		
	:		
	ENDOP		

#### 10.1.2 Mask option definition directive

The directive that can be used in the mask option definition block is listed in Table 10-1. The mask option definition can only be specified as follows. Be sure to specify the following directive.

#### Example

Symbol field	Mnemonic field	Operand field	Comment field
	OPTION		
	USEPOC		; POC circuit incorporated
	ENDOP		

#### Table 10-1. Mask Option Definition Directive

Name	Mask Option Definition Directive	PRO File			
Name	Mask Option Definition Directive	Address value	Data value		
POC	USEPOC	2044H	01		
	(POC circuit incorporated)				

# **11. ELECTRICAL SPECIFICATIONS**

#### Absolute Maximum Ratings ( $T_A = +25 \ ^{\circ}C$ )

Parameter	Symbol	Test Condition	IS	Rating	Unit
Power supply voltage	Vdd			-0.3 to +3.8	V
Input voltage	Vı	K1/0, K1, S0, S1, S2		-0.3 to VDD + 0.3	V
Output voltage	Vo			-0.3 to VDD + 0.3	V
High-level output current	I <sub>OH</sub> Note	REM	Peak value	-30	mA
			rms	-20	mA
		LED	Peak value	-7.5	mA
			rms	-5	mA
		One Ki/o pin	Peak value	-13.5	mA
			rms	-9	mA
		Total of LED and Ki/o pins	Peak value	-18	mA
			rms	-12	mA
Low-level output current	IoL <sup>Note</sup>	REM	Peak value	7.5	mA
			rms	5	mA
		LED	Peak value	7.5	mA
			rms	5	mA
Operating ambient temperature	TA			-40 to +85	°C
Storage temperature	Tstg			-65 to +150	°C

**Note** Work out the rms with: [rms] = [Peak value]  $\times \sqrt{\text{Duty}}$ .

Caution Product quality may suffer if the absolute rating is exceeded for any parameter, even momentarily. In other words, an absolute maxumum rating is a value at which the possibility of psysical damage to the product cannnot be ruled out. Care must therefore be taken to ensure that the these ratings are not exceeded during use of the product.

#### Recommended Power Supply Voltage Range (T<sub>A</sub> = -40 to +85 °C)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Power supply voltage	Vdd	fx = 2.4 to 8 MHz	2.0	3.0	3.6	V

Parameter	Symbol		Tes	t Conditions	MIN.	TYP.	MAX.	Unit
High-level input voltage	VIH1	<b>S</b> <sub>2</sub>			0.8 Vdd		Vdd	V
	VIH2	Kı/o			0.7 Vdd		Vdd	V
	Vінз	Kı, So, Sı			0.65 Vdd		Vdd	V
Low-level input voltage	VIL1	<b>S</b> <sub>2</sub>			0		0.2 Vdd	V
	VIL2	Kı/o			0		0.3 Vdd	V
	VIL3	Kı, So, Sı			0		0.15 Vdd	V
High-level input leakage current	ILH1	Kı Vı = Vdd, pull-d	KI VI = VDD, pull-down resistor not incorporated				3	μΑ
	Ilh2	S0, S1, S2					3	μΑ
Low-level input leakage		Kı Vı =	$K_i \qquad V_i = 0 V$				-3	μA
current	IUL2	$K_{I/O}$ $V_I = 0 V$					-3	μA
	Iuls	S0, S1, S2 VI =	$S_0, S_1, S_2 V_1 = 0 V$				-3	μA
High-level output voltage	Vон1	REM, LED, KI	0	Iон = -0.3 mA	0.8 Vdd			V
Low-level output voltage	Vol1	REM, LED		lo∟ = 0.3 mA			0.3	V
	Vol2	Ki/o		lol = 15 μA			0.4	V
High-level output current	Іон1	REM		$V_{DD} = 3.0 \text{ V}, \text{ Voh} = 1.0 \text{ V}$	-5	-12		mA
	Іон2	Ki/o		$V_{DD} = 3.0 \text{ V}, \text{ Voh} = 2.2 \text{ V}$	-2.5	-7		mA
Low-level output current	IOL1	Kı/o		$V_{DD} = 3.0 V, V_{OL} = 0.4 V$	30	70		μA
				$V_{DD} = 3.0 V, V_{OL} = 2.2 V$	100	390		μA
Built-in pull-down resistor	R₁	KI, S0, S1, S2			75	150	300	kΩ
	R <sub>2</sub>	Kı/o			130	250	500	kΩ
Data hold power supply voltage	Vddor	In STOP mode	e		0.9		3.6	V
Supply current	IDD1	OPERATING	fx =	$\approx$ 8.0 MHz, V <sub>DD</sub> = 3 V $\pm$ 10 %		0.8	1.6	mA
		mode	fx =	= 4.0 MHz, V_{DD} = 3 V $\pm$ 10 %		0.7	1.4	mA
	IDD2	HALT mode	fx =	$\approx$ 8.0 MHz, Vdd = 3 V $\pm$ 10 %		0.75	1.5	mA
			fx =	= 4.0 MHz, V_DD = 3 V $\pm$ 10 %		0.65	1.3	mA
	Іррз	STOP mode	Vdd	e = 3 V ± 10 %		1.9	9.0	μΑ
			VDD	o = 3 V ± 10 %, T <sub>A</sub> = 25 °C		1.9	5.0	μA

# DC Characteristics (T\_A = -40 to +85 $^\circ\text{C},$ V\_DD = 2.0 to 3.6 V)

#### AC Characteristics (T<sub>A</sub> = -40 to +85 $^{\circ}$ C, V<sub>DD</sub> = 2.0 to 3.6 V)

Parameter	Symbol	Test Conditions			TYP.	MAX.	Unit
Command execution time	tcy		7.9		27	μs	
KI, S0, S1, S2 high-level	tн		10			μs	
width		When releasing STANDBY mode	In HALT mode	10			μs
			In STOP mode	Note			μs

**Note** 10 + 52/fx + oscillation growth time

**Remark** toy = 64/fx (fx: System clock oscillator frequency)

#### POC Circuit (T<sub>A</sub> = -40 to +85 °C)

	Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
*	POC-detected voltage <sup>Note</sup>	VPOC			1.85	2.0	V

**Note** Refers to the voltage with which the POC circuit cancels an internal reset. If VPoc < VDD, the internal reset is released.

From the time of  $V_{POC} \ge V_{DD}$  until the internal reset takes effect, lag of up to 1 ms occurs. When the period of  $V_{POC} \ge V_{DD}$  lasts less than 1 ms, the internal reset may not take effect.


# System Clock Oscillation Circuit Characteristics (TA = -40 to +85 $^{\circ}$ C, V<sub>DD</sub> = 2.0 to 3.6 V)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Oscillator frequency	fx		2.4	3.64	8.0	MHz
(ceramic resonator)						


# Recommended Ceramic Resonator (T<sub>A</sub> = -40 to +85 $^{\circ}$ C)

Manufacturer	Part Number	Frequency	Recommended Constant		Power Supply Voltage [V]		Remark
(Order Disregarded)	(MH		C1 [pF]	C2 [pF]	MIN.	MAX.	
TDK Corp.	FCR3.52MC5	3.52MC5 3.52		Unnecessary		3.6	
	FCR3.58MC5	3.58	(C-containing type)				
	FCR3.64MC5	3.64					
	FCR3.84MC5	3.84					
	FCR4.0MC5	4.0					
	FCR6.0MC5	6.0					
	FCR8.0MC5	8.0					
Murata Mfg. Co., Ltd	CSA2.50MG040	2.5	100	100			
	CST2.50MG040		Unnecessary (C-containing type)				
	CSA3.52MG	3.52	30	30			
	CST3.52MGW		Unnecessary				
	CSTS0352MG03		(C-containing type)				
	CSA3.58MG	3.58	30	30			
	CST3.58MGW		Unnecessary				
	CST0358MG03		(C-containing type)				
	CSA3.64MG	3.64	30	30			
	CST3.64MGW		Unnecessary				
	CSTS0364MG03		(C-containing type)				
	CSA3.84MG	3.84	30	30			
	CST3.84MGW		Unnecessary				
	CST0384MG03		(C-containing type)				
	CSA4.00MG	4.0	30	30			
	CST4.00MGW		Unnecessary				
	CSTS0400MG03		(C-containing type)				
	CSA6.00MG	6.0	30	30			
	CST6.00MGW		Unnecessary				
	CSTS0600MG03		(C-containing type)				
	CSA8.00MTZ	8.0	30	30			
	CST8.00MTW		Unnecess	-			
	CSTS0800MG03		(C-contai	ning type)			

#### An external circuit example




# 12. CHARACTERISTIC CURVE (REFERENCE VALUES)




# **13. APPLIED CIRCUIT EXAMPLE**

#### **Example of Application to System**

· Remote-control transmitter (48 keys; mode selection switch accommodated)




Note  $S_2$ : Set this pin to disable when releasing STOP mode.



#### · Remote-control transmitter (56 keys accommodated)

# 14. PACKAGE DRAWINGS

# 20 PIN PLASTIC SSOP (300 mil)



Each lead centerline is located within 0.12 mm of

its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS			
A	6.65±0.15			
В	0.475 MAX.			
С	0.65 (T.P.)			
D	$0.24\substack{+0.08\\-0.07}$			
E	0.1±0.05			
F	1.3±0.1			
G	1.2			
Н	8.1±0.2			
I	6.1±0.2			
J	1.0±0.2			
К	0.17±0.03			
L	0.5			
М	0.13			
Ν	0.10			
Р	$3^{\circ}^{+5^{\circ}}_{-3^{\circ}}$			
т	0.25			
U	0.6±0.15			
	S20MC-65-5A4-1			

Remark The dimensions and materials of the ES model are the same as those of the mass production model.

\*

# **15. RECOMMENDED SOLDERING CONDITIONS**

Carry out the soldered packaging of this product under the following recommended conditions.

For details of the soldering conditions, refer to information material **Semiconductor Device Mounting Technology Manual (C10535E)**.

For soldering methods and conditions other than the recommended conditions, please consult one of our NEC sales representatives.

#### Table 15-1. Soldering Conditions for Surface-Mount Type

# $\mu$ PD64AMC-×××-5A4 : 20-pin plastic SSOP (300 mil) $\mu$ PD65MC-×××-5A4 : 20-pin plastic SSOP (300 mil)

Soldering Method	Soldering Condition	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235 °C; time: within 30 secs. max. (210 °C or higher); count: no more than three times	IR35-00-3
VPS	Package peak temperature: 215 °C; time: 40 secs. max. (200 °C or higher); count: no more than three times	VP15-00-3
Wave soldering	Solder bath temperature: 260 °C max.; time: 10 secs. max.; count: once; Preliminary heat temperature: 120 °C max. (Package surface temperature)	WS60-00-1
Partial heating	Pin temperature: 300 $^\circ\text{C}$ or less ; time: 3 secs or less (for each side of the device)	_

Caution Using more than one soldering method should be avoided (except in the case of partial heating).

# APPENDIX A. DEVELOPMENT TOOLS

An emulator is provided for the  $\mu$ PD64A and 65.

#### Hardware

• Emulator (EB-65<sup>Note</sup>)

It is used to emulate the  $\mu$ PD64A and 65.

Note This is a product of Naito Densei Machida Mfg. Co., Ltd. For details, consult Naito Densei Machida Mfg. Co., Ltd. (044-822-3813).

#### Software

#### • Assembler (AS6133)

• This is a development tool for remote control transmitter software.

#### Part Number List of AS6133

Host Machine	OS	Supply Medium	Part Number
PC-9800 series	MS-DOS™ (Ver. 5.0 to Ver. 6.2)	3.5-inch 2HD	μS5A13AS6133
(CPU: 80386 or more)			
IBM PC/AT™ compatible	MS-DOS (Ver. 6.0 to Ver. 6.22)	3.5-inch 2HC	μS7B13AS6133
	PC DOS™ (Ver. 6.1 to Ver. 6.3)		

# Caution Although Ver.5.0 or later has a task swap function, this function cannot be used with this software.

# **★** APPENDIX B. FUNCTIONAL COMPARISON BETWEEN μPD64A, 65 AND OTHER PRODUCTS

Item		μPD62	μPD62A	μPD64	μPD64A	μPD65		
ROM capacity		$512 \times 10$ bits	$512 \times 10$ bits	$1002 \times 10$ bits	$1002 \times 10$ bits	$2026 \times 10$ bits		
RAM capacity		$32 \times 4$ bits $322 \times 10$ bits $1002 \times 10$ bits $1002 \times 10$ bits $2020 \times 10$ bits						
Stack		1 level (multiplexed with RF of RAM)						
Key matrix		$8 \times 6 = 48$ keys $8 \times 7 = 56$ keys						
Key extended input		S0, S1		S0, S1, S2				
Clock frequency		Ceramic oscillation Ceramic oscillation Ceramic oscillation			Ceramic oscillation			
		• fx = 2.4 to 8 MHz	• fx = 2.4 to 8 MHz	• fx = 2.4 to 8 MHz	• fx = 2.4 to 8 MHz			
		• fx = 2.4 to 4 MHz		• fx = 2.4 to 4 MHz				
		(with POC circuit)		(with POC circuit)	L			
Timer	Clock	fx/64, fx/128						
	Count start	Writing count value						
Carrier	Frequency	• fx/8, fx/64, fx/96 (	,					
		<ul> <li>fx/16, fx/128, fx/1</li> <li>No carrier</li> </ul>	• fx/16, fx/128, fx/192 (timer clock: fx/128)					
			timor					
In a transition of the	Output start	Synchronized with timer						
Instruction exe		16 $\mu$ s (fx = 4 MHz)						
"MOV Rn, @R		n = 1 to F			200			
Standby mode		RESET input, POC POC						
	Release condition	<ul> <li>HALT mode for timer only.</li> <li>STOP mode for only releasing K<sub>1</sub></li> </ul>						
	(HALT	(Kijo high-level output or Kijoo high-level output)						
	instruction)							
Relation betwe	en HALT	HALT instruction n	ot executed when	F = 1				
instruction exe	cution and							
status flag (F)								
POC circuit		Mask option			• Provided			
		Low level output to RESET pin on detection			Generates internal reset signal or detection			
	POC detection voltage	VPOC = 1.6 V (TYP.)	VPOC = 1.85 V (TYP.)	VPOC = 1.6 V (TYP.)	VPOC = 1.85 V (TYP.)			
Mask option		POC circuit only			None			
Supply voltage	)	• V <sub>DD</sub> =1.8 to 3.6 V	V <sub>DD</sub> = 2.0 to 3.6 V	• V <sub>DD</sub> =1.8 to 3.6 V	$V_{DD}$ = 2.0 to 3.6 V			
		• V <sub>DD</sub> =2.2 to 3.6 V		• V <sub>DD</sub> =2.2 to 3.6 V				
		(with POC circuit)		(with POC circuit)				
Operating temperature		• T <sub>A</sub> =-40 to +85 °C • T <sub>A</sub> =-20 to +70 °C		• T <sub>A</sub> =-40 to +85 °C • T <sub>A</sub> =-20 to +70 °C	$I_A = -40$ to +85 °C			
		(with POC circuit)		(with POC circuit)				
Package		20-pin plastic SSC	  P	20-pin plastic	20-pin plastic SSC	)P		
Package			· I	SOP		×1		
				20-pin plastic				
				SSOP				
One-time PROM model		μPD6P4B			μPD6P5 <sup>Note</sup>			


Note Under development

# APPENDIX C. EXAMPLE OF REMOTE-CONTROL TRANSMISSION FORMAT

(in the case of NEC transmission format in command one-shot transmission mode)


Caution When using the NEC transmission format, please apply for a custom code at NEC.

(1) REM output waveform (From <2> on, the output is made only when the key is kept pressed.)




**Remark** If the key is repeatedly pressed, the power consumption of the infrared light-emitting diode (LED) can be reduced by sending the reader code and the stop bit from the second time.


#### (2) Enlarged waveform of <1>




#### (3) Enlarged waveform of <3>




(4) Enlarged waveform of <2>



### (5) Carrier waveform (Enlarged waveform of each code's high period)



(6) Bit array of each code



Caution To prevent malfunction with other systems when receiving data in the NEC transmission format, not only fully decode (make sure to check Data Code as well) the total 32 bits of the 16-bit custom codes (Custom Code, Custom Code') and the 16-bit data codes (Data Code, Data Code) but also check to make sure that no signals are present. [MEMO]

[MEMO]

# NOTES FOR CMOS DEVICES -

#### **1** PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

#### Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

#### ② HANDLING OF UNUSED INPUT PINS FOR CMOS

#### Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

#### **③** STATUS BEFORE INITIALIZATION OF MOS DEVICES

#### Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

# **Regional Information**

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

#### NEC Electronics Inc. (U.S.) Santa Clara, California Tel: 408-588-6000

800-366-9782 Fax: 408-588-6130 800-729-9288

#### **NEC Electronics (Germany) GmbH**

Duesseldorf, Germany Tel: 0211-65 03 02 Fax: 0211-65 03 490

#### NEC Electronics (UK) Ltd. Milton Keynes, UK Tel: 01908-691-133

Fax: 01908-670-290

#### NEC Electronics Italiana s.r.l.

Milano, Italy Tel: 02-66 75 41 Fax: 02-66 75 42 99

#### NEC Electronics (Germany) GmbH Benelux Office Eindhoven, The Netherlands Tel: 040-2445845 Fax: 040-2444580

NEC Electronics (France) S.A.

Velizy-Villacoublay, France Tel: 01-30-67 58 00 Fax: 01-30-67 58 99

#### NEC Electronics (France) S.A. Spain Office Madrid, Spain Tel: 91-504-2787 Fax: 91-504-2860

#### NEC Electronics (Germany) GmbH Scandinavia Office

Taeby, Sweden Tel: 08-63 80 820 Fax: 08-63 80 388 NEC Electronics Hong Kong Ltd. Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044

# NEC Electronics Hong Kong Ltd.

Seoul Branch Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411

NEC Electronics Singapore Pte. Ltd. United Square, Singapore 1130 Tel: 65-253-8311 Fax: 65-250-3583

NEC Electronics Taiwan Ltd. Taipei, Taiwan Tel: 02-2719-2377 Fax: 02-2719-5951

#### NEC do Brasil S.A.

Electron Devices Division Rodovia Presidente Dutra, Km 214 07210-902-Guarulhos-SP Brasil Tel: 55-11-6465-6810 Fax: 55-11-6465-6829

J99.1

# MS-DOS is either a registered trademark or a trademark of Microsoft Corporation in the United States and/or other countries.

#### PC/AT and PC DOS are trademarks of IBM Corp.

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

- The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.
- NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.
- Descriptions of circuits, software, and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software, and information in the design of the customer's equipment shall be done under the full responsibility of the customer. NEC Corporation assumes no responsibility for any losses incurred by the customer or third parties arising from the use of these circuits, software, and information.
- While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.
- NEC devices are classified into the following three quality grades:
   "Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a
   customer designated "quality assurance program" for a specific application. The recommended applications of
   a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device
   before using it in a particular application.
  - Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
  - Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
  - Specific: Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

M7 98.8