

## INCREMENTAL ENCODER COUNTER

## DESCRIPTION

The  $\mu$ PD4701A is a counter for an X, Y 2-axis incremental encoder. When a two-phase encoder signal is input for the X and Y axes, direction discrimination and computation is performed, and count data is output in 8-bit parallel form. In addition, a 3-contact-point input buffer is incorporated, which is useful for applications which use a pointing device such as a mouse or track-ball. The CPU checks the switch input flag or count flag and reads the 12-bit count data in two operations, one for the lower byte and one for the upper byte. The key input flag is output together with the count data in the upper byte.


## FEATURES

- X, Y 2-axis incremental encoder counter
- Counter input (Schmitt-triggered input)
  - X axis:  $X_A, X_B$  2-phase signal
  - Y axis:  $Y_A, Y_B$  2-phase signal
 } 4-multiplication count method used
- Counters: 12-bit binary up/down counters (2 sets, X & Y)
  - Reset value: 000H
- Count data output: 8-bit parallel latch output  $\times$  2 (including key input flag)
- On-chip 3-contact-point key input buffer circuit
- CMOS
- Single +5 V power supply

## PIN NAMES

$X_A, Y_A$  : A-phase inputs  
 $X_B, Y_B$  : B-phase inputs  
 $\overline{\text{RIGHT}}$   
 $\overline{\text{LEFT}}$  } Key inputs  
 $\overline{\text{MIDDLE}}$   
 $\overline{\text{CS}}$  : Chip Select  
 $\overline{\text{X/Y}}$  : X/Y Counter Select  
 $\overline{\text{U/L}}$  : Upper/Lower Byte Select  
 $D_0$  to  $D_7$  : Data outputs  
 $\overline{\text{CF}}$  : Count flag     $\overline{\text{RESET X}}$  } Counter  
 $\overline{\text{SF}}$  : Count flag     $\overline{\text{RESET Y}}$  } reset inputs


## PIN CONFIGURATION (Top View)




**ORDERING INFORMATION**

Part Number	Package
μPD4701AC	24-pin plastic DIP (600 mil)
μPD4701AGT	24-pin plastic SOP (375 mil)

**BLOCK DIAGRAM**



**DATA MULTIPLEXER/LATCH BLOCK**



**PIN FUNCTIONS**


	Pin Name	Input/Output	Function							
CPU interface block	$\overline{CS}$	Input	Chip Select input. "L" input activates outputs D0 to 7. "H" input sets outputs D0 to 7 to high impedance. Output data is latched on the fall edge of $\overline{CS}$ . "L" must be maintained during a count data read.							
	$\overline{X/Y}$	Input	Counter Select input. "L" input selects the X counter, and "H" input selects the Y counter.							
	$\overline{U/L}$	Input	Byte Select input. "L" input selects the lower byte and "H" input selects the upper byte, controlling data output.							
	RESET X RESET Y	Input	Counter reset inputs. RESET X input resets the X counter, and RESET Y input resets the Y counter. Both are active-"H".							
	D <sub>0 to 7</sub>	Output (3-state)	Bus for data output to the CPU. Outputs the byte data selected by the $\overline{X/Y}$ and $\overline{U/L}$ inputs. The data latched on the fall of $\overline{CS}$ is output.							
	$\overline{CF}$	Output	Counter flag output. Set (= "L" output) when the X or Y counter changes while $\overline{CS}$ = "H". Reset (= "H" output) on the fall of $\overline{CS}$ . While $\overline{CS}$ = "L", count flag output is disabled and the "H" level is output.							
	$\overline{SF}$	Output	Switch flag output. Becomes active (= "L" output) when the $\overline{RIGHT}$ , $\overline{LEFT}$ or $\overline{MIDDLE}$ switch input is "L".							
Mouse interface block	X <sub>A</sub> , X <sub>B</sub>	Input (Schmitt input)	X counter 2-phase signal input pins							
	Y <sub>A</sub> , Y <sub>B</sub>	Input (Schmitt input)	Y counter 2-phase signal input pins							
	$\overline{RIGHT}$ $\overline{LEFT}$ $\overline{MIDDLE}$	Input (Schmitt input)	Key switch input pins. Key switch input are read as the high-order 4 bits of the X counter and Y counter upper byte as the internal status.  <div style="text-align: center;"> <p>Upper Byte</p> <table border="1" style="margin: auto;"> <tr> <td>SF</td> <td>L</td> <td>R</td> <td>M</td> <td>C<sub>11</sub></td> <td>C<sub>10</sub></td> <td>C<sub>9</sub></td> <td>C<sub>8</sub></td> </tr> </table> <p style="margin: 0 auto;"> <span style="margin-right: 100px;">Key Input Status</span> <span>Count Data</span> </p> </div>	SF	L	R	M	C <sub>11</sub>	C <sub>10</sub>	C <sub>9</sub>
SF	L	R	M	C <sub>11</sub>	C <sub>10</sub>	C <sub>9</sub>	C <sub>8</sub>			
Power supply block	V <sub>DD</sub>		+5 V power supply connection pin							
	V <sub>SS</sub>		Ground pin							

**DESCRIPTION OF OPERATIONS**

**1. COUNT OPERATION**

The μPD4701A executes an up-count and down-count by means of A & B 2-phase signals in the 12-bit up-down counter. An up-count is performed when the A-phase signals ( $X_A$ ,  $Y_A$ ) are phase-advanced, and a down-count is performed when the B-phase signals ( $X_B$ ,  $Y_B$ ) are phase-advanced. The edge of each signal is a count source. (4-multiplication count method: see Fig. 1.)

**Fig. 1 Count Operation Timing Chart**




This count operation is executed independently for the X axis ( $X_A$ ,  $X_B$ ) and Y axis ( $Y_A$ ,  $Y_B$ ). This operation is initialized by reset input (RESET X, RESET Y) only.

In an up-count, the next value after FFFH is 000H, and in a down-count, the next value after 000H is FFFH.

**2. OPERATION OF COUNT FLAG,  $\overline{CF}$**

The count flag,  $\overline{CF}$ , indicates that a count source (either  $X_{A,B}$  or  $Y_{A,B}$  edge input) has occurred while the  $\overline{CS}$  signal is "H", and is an active-low output.  $\overline{CF}$  is reset ( $\rightarrow$  "H") by  $\overline{CS}$  signal "L" input. While  $\overline{CS} = "L"$ , count flag output is disabled and the "H" level is output.

**Fig. 2 Count Flag Output Timing Chart**



### 3. SWITCH INPUT OPERATION

The μPD4701A can process up to 3 contact points as switch inputs (active-“L” input). Switch input is read as part of the count data upper byte together with the switch flag status as an internal status (see Fig. 3). These are all active-“H” outputs. The switch flag status, SF, is equivalent to the switch flag output,  $\overline{SF}$ , described below.

**Fig. 3 Data Output Format**

Bit No.	7	6	5	4	3	2	1	0
Upper Byte	SF	L	R	M	C <sub>11</sub>	C <sub>10</sub>	C <sub>9</sub>	C <sub>8</sub>
Bit No.	7	6	5	4	3	2	1	0
Lower Byte	C <sub>7</sub>	C <sub>6</sub>	C <sub>5</sub>	C <sub>4</sub>	C <sub>3</sub>	C <sub>2</sub>	C <sub>1</sub>	C <sub>0</sub>

SF : Switch Flag  
 L : Left Switch  
 R : Right Switch  
 M : Middle Switch  
 C<sub>11-0</sub> : Count Data (12 bit)

### 4. OPERATION OF SWITCH FLAG, $\overline{SF}$

The switch flag,  $\overline{SF}$ , becomes active (active-“L” output) when the  $\overline{RIGHT}$ ,  $\overline{LEFT}$  or  $\overline{MIDDLE}$  switch input is “L”.  $\overline{SF}$  can also be read as the switch flag status together with the count data.

### 5. DATA READ OPERATION

The CPU reads the count data and switch input status by controlling  $\overline{CS}$ ,  $\overline{X/Y}$  and  $\overline{U/L}$ . The relation between these is shown in Table 1. (At this time, the data latched on the falling edge of  $\overline{CS}$  is output. If  $\overline{X/Y}$  or  $\overline{U/L}$  is switched while  $\overline{CS}$  is still “L”, the data at the point at which  $\overline{CS}$  changes from “H” to “L” is read. When  $\overline{CS}$  is set to “H”, new data is read into the latch, and the new data is confirmed on the next fall of CS.


**Table 1 Data Output Table**

$\overline{CS}$	$\overline{X/Y}$	$\overline{U/L}$	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
0	0	0	xC <sub>7</sub>	xC <sub>6</sub>	xC <sub>5</sub>	xC <sub>4</sub>	xC <sub>3</sub>	xC <sub>2</sub>	xC <sub>1</sub>	xC <sub>0</sub>
0	0	1	SF	L	R	M	xC <sub>11</sub>	xC <sub>10</sub>	xC <sub>9</sub>	xC <sub>8</sub>
0	1	0	yC <sub>7</sub>	yC <sub>6</sub>	yC <sub>5</sub>	yC <sub>4</sub>	yC <sub>3</sub>	yC <sub>2</sub>	yC <sub>1</sub>	yC <sub>0</sub>
0	1	1	SF	L	R	M	yC <sub>11</sub>	yC <sub>10</sub>	yC <sub>9</sub>	yC <sub>8</sub>
1	×	×	FLOATING							

6. CONNECTION TO CPU SYSTEM

An example of connection to a CPU system is shown in Fig. 4.

Fig. 4 Example of Connection to CPU System




μPD4701A Pin Name	Description
$\overline{X/Y}$	Connected to address line A <sub>1</sub> .
$\overline{U/L}$	Connected to address line A <sub>0</sub> .
$\overline{CS}$	Connects address lines A <sub>2</sub> to A <sub>n</sub> and the signal resulting from decoding $\overline{IORD}$ in the I/O address mode or $\overline{MRD}$ in the memory address mode, or an output port. The low level must be maintained during a count data read.
D <sub>0 to 7</sub>	Connected to the data bus.
$\overline{SF}$ , $\overline{CF}$	When these are used as interrupt signals, they are connected to the CPU $\overline{INT}$ pin.
RESET X } RESET Y }	These are connected to a CPU output port or reset signal.

The above connections enable the CPU to read the X counter, Y counter and switch input status.

The application circuits and their parameters are for reference only and are not intended for use in actual design-ins.

An example of a  $\mu$ PD4701A data read is shown in Fig. 5.

**Fig. 5 Example of  $\mu$ PD4701A Data Read**



\*  $\overline{CS}$  must be kept at "0" during the read.

**7. APPLICATION AREAS**


Two-phase incremental signals are used for detection and measurement of a vector quantity (a quantity that has direction and magnitude), and are widely employed in measuring instruments such as micrometers and linear scales, control systems for digital servo motors, X-Y tables, etc., head position control for printers, magnetic disks, etc., robot arm position control, and so on.

The  $\mu$ PD4701A incorporates the direction judgment circuit and count pulse generator required for 2-phase incremental signal processing, up/down counters for counting these pulses, and a data latch to hold the read data, in IC form, enabling an X, Y 2-axis incremental signal processing system to be implemented easily.


In addition, a 3 switch-input buffer is incorporated, enabling this device to be widely used in man-machine interface and centronics interface application areas.

**8. OPERATING PRECAUTIONS**

- 1) As the  $\mu$ PD4701A incorporates two sets of 12-bit counters, large transient currents flow during a count operation. Adecoupling capacitor of around 0.1  $\mu$ F should therefore be inserted between  $V_{DD}$  and  $V_{SS}$  of the  $\mu$ PD4701A.



- 2) If a pulse shorter than the signal phase difference time  $t_{SAB}$  (350 ns) is input to the A/B phase inputs ( $X_A$ ,  $X_B$ ,  $Y_A$ ,  $Y_B$ ) this will result in a miscount. Therefore, if pulses shorter than  $t_{SAB}$  are to be input because of encoder bounds, etc., a filter should be attached to the A/B phase inputs.



If  $PW \geq t_{SAB}$  (350 ns), the count value remains the same before and after pulse input. (UP count  $\rightarrow$  DOWN count or DOWN count  $\rightarrow$  UP count is implemented, and therefore the result is equivalent to no change in the count value.)



**ABSOLUTE MAXIMUM RATINGS (Ta = 25 °C, Vss = 0 V)**

PARAMETER	SYMBOL	RATING	UNIT
Supply voltage	V <sub>DD</sub>	-0.5 to +7.0	V
Input voltage	V <sub>I</sub>	-1.0 to V <sub>DD</sub> + 1.0	V
Output voltage	V <sub>O</sub>	-0.5 to V <sub>DD</sub> + 0.5	V
Operating temperature	T <sub>opt</sub>	-40 to +85	°C
Storage temperature	T <sub>stg</sub>	-65 to +150	°C
Permissible loss	P <sub>D</sub>	500	mW


**DC CHARACTERISTICS (Ta = -40 to +85 °C, V<sub>DD</sub> = +5 V ±10 %)**

PARAMETER	SYMBOL	RATING		UNIT	TEST CONDITIONS
		MIN.	MAX.		
Input voltage high	V <sub>IL</sub>		0.8	V	
Input voltage low	V <sub>IH</sub>	2.6		V	X <sub>A</sub> , X <sub>B</sub> , Y <sub>A</sub> , Y <sub>B</sub> and LEFT, RIGHT, MIDDLE
	V <sub>IH</sub>	2.2		V	Other than the above
Output voltage low	V <sub>OL</sub>		0.45	V	I <sub>OL</sub> = 12 mA
Output voltage high	V <sub>OH</sub>	V <sub>DD</sub> - 0.8		V	I <sub>OH</sub> = -4 mA
Static consumption current	I <sub>DD</sub>		50	μA	V <sub>I</sub> = V <sub>DD</sub> , V <sub>SS</sub>
Input current	I <sub>I</sub>	-1.0	1.0	μA	V <sub>I</sub> = V <sub>DD</sub> , V <sub>SS</sub>
3-state output leak current	I <sub>OFF</sub>	-10	10	μA	
Dynamic consumption current	I <sub>DD dyn</sub>		2	mA	f <sub>IN</sub> = 500 kHz
Hysteresis voltage	V <sub>H</sub>	0.25		V	X <sub>A</sub> , X <sub>B</sub> , Y <sub>A</sub> , Y <sub>B</sub> and LEFT, RIGHT, MIDDLE

AC CHARACTERISTICS (T<sub>a</sub> = -40 to +85 °C, V<sub>DD</sub> = +5 V ± 10 %)

PARAMETER	SYMBOL	RATING		UNIT	TEST CONDITIONS	
		MIN.	MAX.			
X <sub>A</sub> , X <sub>B</sub>	Input cycle	t <sub>CYAB</sub>	2		μs	f <sub>in</sub> = 500 kHz
Y <sub>A</sub> , Y <sub>B</sub>	High-level pulse width	t <sub>PWABH</sub>	900		ns	
	Low-level pulse width	t <sub>PWABL</sub>	900		ns	
	Signal phase difference time	t <sub>SAB</sub>	350		ns	
R̄, L̄	High-level pulse width	t <sub>PWSWH</sub>	30		μs	Switch OFF
M̄	Low-level pulse width	t <sub>PWSWL</sub>	30		μs	Switch ON
S̄F	Setting delay time	t <sub>DSFL</sub>		50	ns	Switch ON
	Reset delay time	t <sub>DSFH</sub>		50	ns	Switch OFF
RESET	Pulse width	t <sub>PWRS</sub>	100		ns	
W, Y	Count enable time	t <sub>SCTEN</sub>	0		ns	From RESET <sub>X, Y</sub> ↓
	Count clear time	t <sub>DC TCL</sub>		100	ns	From RESET <sub>X, Y</sub> ↑
C̄F	Flag setting time	t <sub>DABCF</sub>		120	ns	From X <sub>A, B</sub> , Y <sub>A, B</sub>
	Flag reset time	t <sub>DCSCF</sub>		100	ns	From C̄S ↓
	Count setting time	t <sub>SCT</sub>	0		ns	From C̄F ↓
C̄S	C̄F enable time	t <sub>SCSCF</sub>	140		ns	From C̄F ↓
	C̄F disable time	t <sub>HABCS</sub>	140		ns	From X <sub>A, B</sub> , Y <sub>A, B</sub>
	Pulse width	t <sub>PWCS</sub>	200		ns	
X̄/Y	Address setup time	t <sub>SACS</sub>	0		ns	To C̄S ↓
U/L̄	Address hold time	t <sub>HCSAB</sub>	0		ns	From C̄S ↑
D <sub>0 to 7</sub>	Output delay time	t <sub>DCSD</sub>		150	ns	From C̄S ↓
	Output delay time	t <sub>DAD</sub>		100	ns	From X̄/Y, U/L̄
	Floating time	t <sub>FCSD</sub>		50	ns	From C̄S ↑

AC TEST INPUT WAVEFORM



AC test : The input is driven by 2.6 V for logic “1”, and 0.45 V for logic “0”.  
 Timing measurement is performed at 1.5 V for both logic “1” and logic “0”.

Fig. 6 Two-Phase Signal & Switch Signal Input Timing




Fig. 7 Count Flag Output Timing




Fig. 8 Data Output Timing





Fig. 9 Switch Flag Signal Output Timing



**RECOMMENDED SOLDERING CONDITIONS**

The following conditions (see table below) must be met when soldering this product.

Please consult with our sales offices in case other soldering process is used, or in case soldering is done under different conditions.

**TYPES OF SURFACE MOUNT DEVICE**

μPD4701AGT

Soldering process	Soldering conditions	Symbol
Infrared ray reflow	Peak package's surface temperature: 235 °C or below, Reflow time: 30 seconds or below (210 °C or higher), Number of reflow process: 2, Exposure limit*: None	IR35-00-2
VPS	Peak package's surface temperature: 215 °C or below, Reflow time: 40 seconds or below (200 °C or higher), Number of reflow process: 2, Exposure limit*: None	VP15-00-2
Wave soldering	Solder temperature: 260 °C or below, Flow time: 10 seconds or below, Number of flow process: 1, Exposure limit*: None	WS60-00-1
Partial heating method	Terminal temperature: 300 °C or below, Flow time: 10 seconds or below, Exposure limit*: None	

\* Exposure limit before soldering after dry-pack package is opened.

Storage conditions: 25 °C and relative humidity at 65 % or less.


**Note** Do not apply more than a single process at once, except for "Partial heating method".

**TYPE OF THROUGH HOLE MOUNT DEVICE**

μPD4701AC

Soldering process	Soldering conditions	Symbol
Wave soldering	Solder temperature: 260 °C or below, Flow time: 10 seconds or below	

24PIN PLASTIC DIP (600 mil)




NOTES

- 1) Each lead centerline is located within 0.25 mm (0.01 inch) of its true position (T.P.) at maximum material condition.
- 2) Item "K" to center of leads when formed parallel.

ITEM	MILLIMETERS	INCHES
A	33.02 MAX.	1.300 MAX.
B	2.54 MAX.	0.100 MAX.
C	2.54 (T.P.)	0.100 (T.P.)
D	0.50±0.10	0.020 <sup>+0.004</sup> <sub>-0.005</sub>
F	1.2 MIN.	0.047 MIN.
G	3.5±0.3	0.138±0.012
H	0.51 MIN.	0.020 MIN.
I	4.31 MAX.	0.170 MAX.
J	5.72 MAX.	0.226 MAX.
K	15.24 (T.P.)	0.600 (T.P.)
L	13.2	0.520
M	0.25 <sup>+0.10</sup> <sub>-0.05</sub>	0.010 <sup>+0.004</sup> <sub>-0.003</sub>
N	0.25	0.01
R	0~15°	0~15°

P24C-100-600-1

24 PIN PLASTIC SOP (375 mil)



**NOTE**

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

P24GT-50-375B-1

ITEM	MILLIMETERS	INCHES
A	15.71 MAX.	0.619 MAX.
B	0.87 MAX.	0.035 MAX.
C	1.27 (T.P.)	0.050 (T.P.)
D	0.40 <sup>+0.10</sup> <sub>-0.05</sub>	0.016 <sup>+0.004</sup> <sub>-0.003</sub>
E	0.125±0.075	0.005±0.003
F	2.9 MAX.	0.115 MAX.
G	2.50±0.2	0.098 <sup>+0.009</sup> <sub>-0.008</sub>
H	10.3±0.3	0.406 <sup>+0.012</sup> <sub>-0.013</sub>
I	7.2±0.2	0.283 <sup>+0.009</sup> <sub>-0.008</sub>
J	1.6±0.2	0.063±0.008
K	0.15 <sup>+0.10</sup> <sub>-0.05</sub>	0.006 <sup>+0.004</sup> <sub>-0.002</sub>
L	0.8±0.2	0.031 <sup>+0.009</sup> <sub>-0.008</sub>
M	0.12	0.005
N	0.10	0.004

## [MEMO]

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.