

MOS INTEGRATED CIRCUIT μ**PD43256B-X**

256K-BIT CMOS STATIC RAM 32K-WORD BY 8-BIT **EXTENDED TEMPERATURE OPERATION**

Description

The µPD43256B-X is a high speed, low power, and 262,144 bits (32,768 words by 8 bits) CMOS static RAM.

The μ PD43256B-X is an extended-operating-temperature version of the μ PD43256B (X version : T_A = -25 to +85°C).

And A and B versions are low voltage operations. Battery backup is available.

The µPD43256B-X is packed in 28-pin PLASTIC TSOP (I) (8 x 13.4 mm).

Features

- 32,768 words by 8 bits organization
- Fast access time: 70, 85, 100, 120, 150 ns (MAX.)
- Operating ambient temperature: T_A = -25 to +85 °C
- Low voltage operation (A version: Vcc = 3.0 to 5.5 V, B version: Vcc = 2.7 to 5.5 V)
- Low Vcc data retention: 2.0 V (MIN.)
- /OE input for easy application

Part number	Access time	Operating supply	Operating ambient	Supply current		
	ns (MAX.)	voltage V	temperature °C	At operating mA (MAX.)	At standby μΑ (MAX.)	At data retention μA (MAX.) ^{Note1}
		•	-	()	, , ,	μ R (IVIAA.)
μPD43256B-xxX	70, 85	4.5 to 5.5	–25 to +85	45	50	2
μPD43256B-AxxX	85 ^{Note2} , 100, 120 ^{Note2}	3.0 to 5.5				
μPD43256B-BxxX ^{Note2}	100, 120 ^{Note2} , 150 ^{Note2}	2.7 to 5.5		40		

Notes 1. $T_A \le 40 \ ^\circ C$, $V_{CC} = 3.0 \ V$

2. 100 ns (MAX.) (Vcc = 4.5 to 5.5 V)

The information in this document is subject to change without notice. Before using this document, please

Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.

Document No. M11012EJ6V0DS00 (6th edition) Date Published June 2006 NS CP (K) Printed in Japan

© NEC Electronics Corporation 1995

Ordering Information

Part number	Package	Access time	Operating supply	Operating ambient	Remark
		ns (MAX.)	voltage	temperature	
			V	°C	
μPD43256BGW-70X-9JL	28-pin PLASTIC TSOP(I)	70	4.5 to 5.5	–25 to +85	
μPD43256BGW-85X-9JL	(8x13.4) (Normal bent)	85			
μPD43256BGW-A85X-9JL		85	3.0 to 5.5		A version
μPD43256BGW-A10X-9JL		100			
μPD43256BGW-A12X-9JL		120			
μPD43256BGW-B10X-9JL		100	2.7 to 5.5		B version
µPD43256BGW-B12X-9JL		120			
μPD43256BGW-B15X-9JL		150			
μPD43256BGW-70X-9KL	28-pin PLASTIC TSOP(I)	70	4.5 to 5.5		
μPD43256BGW-85X-9KL	(8x13.4) (Reverse bent)	85			
μPD43256BGW-A85X-9KL		85	3.0 to 5.5		A version
μPD43256BGW-A10X-9KL		100			
μPD43256BGW-A12X-9KL		120			
μPD43256BGW-B10X-9KL		100	2.7 to 5.5		B version
μPD43256BGW-B12X-9KL		120			
μPD43256BGW-B15X-9KL		150			
μPD43256BGW-70X-9JL-A	28-pin PLASTIC TSOP(I)	70	4.5 to 5.5		
μPD43256BGW-85X-9JL-A	(8x13.4) (Normal bent)	85			
μPD43256BGW-A85X-9JL-A		85	3.0 to 5.5		A version
µPD43256BGW-A10X-9JL-A		100			
µPD43256BGW-A12X-9JL-A		120			
μPD43256BGW-B10X-9JL-A		100	2.7 to 5.5		B version
μPD43256BGW-B12X-9JL-A		120			
μPD43256BGW-B15X-9JL-A		150			
μPD43256BGW-70X-9KL-A	28-pin PLASTIC TSOP(I)	70	4.5 to 5.5		
μPD43256BGW-85X-9KL-A	(8x13.4) (Reverse bent)	85			
μPD43256BGW-A85X-9KL-A		85	3.0 to 5.5		A version
μPD43256BGW-A10X-9KL-A		100			
μPD43256BGW-A12X-9KL-A		120			
μPD43256BGW-B10X-9KL-A		100	2.7 to 5.5		B version
μPD43256BGW-B12X-9KL-A		120			
μPD43256BGW-B15X-9KL-A		150			

Remark Products with -A at the end of the part number are lead-free products.

Pin Configurations (Marking Side)

/xxx indicates active low signal.

28-pin PLASTIC TSOP(I) (8x13.4) (Normal bent) [μPD43256BGW-xxX-9JL] [μPD43256BGW-AxxX-9JL] [μPD43256BGW-BxxX-9JL] [μPD43256BGW-xxX-9JL-A] [μPD43256BGW-BxxX-9JL-A]

		7
/OE ○	1 28	
A11 O>	2 27	→────────────────────────────────────
A9 ○>	3 26	→ ○ I/O8
A8 ○>	4 25	→ ○ I/07
A13 O>	5 24	←→ ○ I/O6
/WE O──►	6 23	→ ○ I/O5
Vcc ()	7 22	←→ ○ I/O4
A14 O>	8 21	
A12 O>	9 20	←→ ○ I/O3
A7 O►	10 19	→ ○ I/O2
A6 O►	11 18	→ ○ I/01
A5 O►	12 17	→ ○ A0
A4 O►	13 16	<○ A1
A3 O	14 15	→ —○ A2


28-pin PLASTIC TSOP(I) (8x13.4) (Reverse bent) [μPD43256BGW-xxX-9KL] [μPD43256BGW-AxxX-9KL] [μPD43256BGW-BxxX-9KL] [μPD43256BGW-AxxX-9KL-A] [μPD43256BGW-BxxX-9KL-A]

A10 /CS //O8 //O8 //O6 //O5 //O4 //O4 GND GND //O4 //O4 //O2 //O1 //O2 //O1 //O1 //O1 //O1 //O1	28 27 26 25 24 23 22 21 20 19 18 17 16 15	$ \begin{array}{c} 1 \\ 2 \\ \hline \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0$
A0 - A14 I/O1 - I/O8 /CS /WE	: Address inputs /OE : Data inputs / outputs Vcc : Chip Select GNI : Write Enable	: Power supply

Remark Refer to Package Drawings for the 1-pin index mark.

Data Sheet M11012EJ6V0DS

Block Diagram



Truth Table

/CS	/OE	/WE	Mode	I/O	Supply current
н	×	×	Not selected	High impedance	lsв
L	н	н	Output disable		ICCA
L	×	L	Write	Ли	
L	L	Н	Read	Dout	

 $\textbf{Remark} \ \times : V_{\text{IH}} \text{ or } V_{\text{IL}}$

Electrical Specifications

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Supply voltage	Vcc		-0.5 ^{Note} to +7.0	V
Input / Output voltage	VT		-0.5 ^{Note} to Vcc + 0.5	V
Operating ambient temperature	TA		-25 to +85	°C
Storage temperature	Tstg		-55 to +125	°C

Note -3.0 V (MIN.) (Pulse width : 50 ns)

Caution Exposing the device to stress above those listed in Absolute Maximum Rating could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Condition	μPD432	56B-xxX	μPD43256B-AxxX		μPD4325	Unit	
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Supply voltage	Vcc		4.5	5.5	3.0	5.5	2.7	5.5	V
High level input voltage	VIH		2.4	Vcc+0.5	2.4	Vcc+0.5	2.4	Vcc+0.5	V
Low level input voltage	VIL		-0.3 ^{Note}	+0.6	-0.3 ^{Note}	+0.4	-0.3 Note	+0.4	V
Operating ambient temperature	TA		-25	+85	-25	+85	-25	+85	°C

Note -3.0 V (MIN.) (Pulse width: 50 ns)

Capacitance (T_A = 25°C, f = 1 MHz)

Parameter	Symbol	Test conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	CIN	$V_{IN} = 0 V$			5	pF
Input / Output capacitance	Ci/o	V1/0 = 0 V			8	pF

Remarks 1. VIN : Input voltage

VI/O : Input / Output voltage

2. These parameters are periodically sampled and not 100% tested.

Parameter	Symbol	Test condition	μPI	D43256B-	xxX	Unit
			MIN.	TYP.	MAX.	
Input leakage current	lu	$V_{IN} = 0 V \text{ to } V_{CC}$	-1.0		+1.0	μA
I/O leakage current	Ιιο	V⊮o = 0 V to Vcc, /OE = V⊮ or /CS = V⊮ or /WE = V⊯	-1.0		+1.0	μA
Operating supply current	ICCA1	$/CS = V_{IL}$, Minimum cycle time, $I_{VO} = 0$ mA			45	mA
	ICCA2	$/CS = V_{IL}, I_{I/O} = 0 \text{ mA}$			15	
	Іссаз	/CS ≤ 0.2 V, Cycle = 1 MHz, I⊮o = 0 mA, VIL ≤ 0.2 V, VIH ≥ Vcc − 0.2 V			15	
Standby supply current	lsв	/CS = V⊮			3	mA
	ISB1	$/CS \ge V_{CC} - 0.2 V$		1.0	50	μA
High level output voltage	V _{OH1}	Іон = —1.0 mA	2.4			V
	V _{OH2}	Iон = -0.1 mA	Vcc-0.5			
Low level output voltage	Vol	lo∟ = 2.1 mA			0.4	V

DC Characteristics (Recommended Operating Conditions Unless Otherwise Noted) (1/2)

Remarks 1. VIN : Input voltage

VI/O : Input / Output voltage

2. These DC characteristics are in common regardless of package types.

Parameter	Symbol	Test co	ndition		μPD4	43256B-	AxxX	μPD	43256B-	BxxX	Unit
					MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Input leakage current	lu	V _{IN} = 0 V to V _{CC}			-1.0		+1.0	-1.0		+1.0	μA
I/O leakage current	Ilo	Vi/o = 0 V to Vcc, /OE	= VIH or		-1.0		+1.0	-1.0		+1.0	μA
		/CS = VIH or /WE = VII	CS = VIH or /WE = VIL								
Operating supply current	ICCA1	/CS = Vı∟,	μPD43	256B-A85X			45			-	mA
		Minimum cycle time,	μPD43	256B-A10X			40			-	
		lı/o = 0 mA	μPD43	256B-A12X			40			-	
			μPD43	256B-B10X			_			40	
			μPD43	256B-B12X			-			40	
			μPD43256B-B15X				-			40	
	Vcc		$V\text{cc} \leq 3.3 \text{ V}$			-			25		
	ICCA2	/CS = VIL, I⊮0 = 0 mA	= VIL, II/0 = 0 mA				15			15	
				$V\text{cc} \leq 3.3 \text{ V}$			_			10	
	Іссаз	/CS \leq 0.2 V, Cycle = $^{-1}$	1 MHz, I	vo = 0 mA,			15			15	
		$V_{IL} \leq 0.2 \ V, \ V_{IH} \geq V_{CC}$	– 0.2 V	$V\text{cc} \leq 3.3~\text{V}$			_			10	
Standby supply current	lsв	/CS = VIH					3			3	mA
				$V\text{cc} \leq 3.3 \text{ V}$			_			2	
	ISB1	$/CS \ge V_{CC} - 0.2 V$	′cc – 0.2 V			1.0	50		1.0	50	μA
				$V\text{cc} \leq 3.3 \text{ V}$			-			25	
High level output voltage	V _{OH1}	Іон = −1.0 mA, Vcc ≥ 4	4.5 V		2.4			2.4			V
		Іон = -0.5 mA, Vcc < 4	4.5 V		2.4			2.4			
	Vон2	Іон = –0.02 mA			Vcc-			Vcc-			
					0.1			0.1			
Low level output voltage	Vol	$I_{OL} = 2.1 \text{ mA}, \text{ Vcc} \ge 4.$	5 V				0.4			0.4	V
		lo∟ = 1.0 mA, Vcc < 4.	5 V				0.4			0.4	
	Vol1	loL = 0.02 mA					0.1			0.1	

DC Characteristics (Recommended Operating Conditions Unless Otherwise Noted) (2/2)


Remarks 1. VIN : Input voltage

VI/O : Input / Output voltage

2. These DC characteristics are in common regardless of package types.


AC Characteristics (Recommended Operating Conditions Unless Otherwise Noted)

AC Test Conditions




Output Load

AC characteristics should be measured with the following output load conditions.



Remark CL includes capacitance of the probe and jig, and stray capacitance.

 $[\mu \text{PD43256B-A85X}, \mu \text{PD43256B-A10X}, \mu \text{PD43256B-A12X}, \mu \text{PD43256B-B10X}, \mu \text{PD43256B-B12X}, \mu \text{PD43256B-B15X}]$



Output Load

Input Waveform (Rise and Fall Time \leq 5 ns)

AC characteristics should be measured with the following output load conditions.

taa, tacs, toe, toh	tcHz, tcLz, toHz, toLz, twHz, tow
1TTL + 50 pF	1TTL + 5 pF

8

Read Cycle (1/2)

Parameter	Symbol		$V_{CC} \ge 4.5 V$						
		μPD432	uPD43256B-70X		μPD43256B-85X		μPD43256B-AxxX		dition
						μPD4325	56B-BxxX		
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read cycle time	tRC	70		85		100		ns	
Address access time	taa		70		85		100	ns	Note
/CS access time	tacs		70		85		100	ns	
/OE access time	toe		35		40		50	ns	
Output hold from address change	tон	10		10		10		ns	
/CS to output in low impedance	tc∟z	10		10		10		ns	
/OE to output in low impedance	to∟z	5		5		5		ns	
/CS to output in high impedance	tснz		30		30		35	ns	
/OE to output in high impedance	tонz		30		30		35	ns	

Note See the output load.

Remark These AC characteristics are in common regardless of package types and L, LL versions.


Read Cycle (2/2)

Parameter	Symbol	Symbol			$V_{CC} \ge 3.0 \text{ V}$			$V_{CC} \ge 2.7 V$						Unit	Con-
			μPD43256B- A85X		μPD43256B- A10X		μPD43256B- μ A12X		μPD43256B- B10X		3256B- 2X	μPD43256B- B15X			dition
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read cycle time	trc	85		100		120		100		120		150		ns	
Address access time	taa		85		100		120		100		120		150	ns	Note
/CS access time	tacs		85		100		120		100		120		150	ns	
/OE access time	toe		50		60		60		60		60		70	ns	
Output hold from address change	tон	10		10		10		10		10		10		ns	
/CS to output in low impedance	tcLz	10		10		10		10		10		10		ns	
/OE to output in low impedance	to∟z	5		5		5		5		5		5		ns	
/CS to output in high impedance	tснz		35		35		40		35		40		50	ns	
/OE to output in high impedance	tонz		35		35		40		35		40		50	ns	

Note See the output load.

Remark These AC characteristics are in common regardless of package types.

Read Cycle Timing Chart



Remark In read cycle, /WE should be fixed to high level.

Data Sheet M11012EJ6V0DS

Write Cycle (1/2)

Parameter	Symbol	$V_{CC} \ge 4.5 V$						Unit	Con-
		μPD432	56B-70X	μPD43256B-85X			6B-AxxX		dition
						μPD4325	6B-BxxX		
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Write cycle time	twc	70		85		100		ns	
/CS to end of write	tcw	60		70		80		ns	
Address valid to end of write	taw	60		70		80		ns	
Write pulse width	twp	55		60		70		ns	
Data valid to end of write	tow	30		35		40		ns	
Data hold time	tон	5		5		5		ns	
Address setup time	tas	0		0		0		ns	
Write recovery time	twr	0		0		0		ns	
/WE to output in high impedance	twнz		30		30		35	ns	Note
Output active from end of write	tow	5		5		5		ns	

Note See the output load.

Remark These AC characteristics are in common regardless of package types and L, LL versions.


Write Cycle (2/2)

Parameter	Parameter Symbol			Vcc ≥	3.0 V					Vcc ≥	2.7 V			Unit	Con-
			3256B-	•	3256B-		3256B-		3256B-		3256B-		3256B-		dition
		A8	5X	A1	0X	A1	2X	B1	0X	B1	2X	B1	5X		
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Write cycle time	twc	85		100		120		100		120		150		ns	
/CS to end of write	tcw	70		70		90		70		90		100		ns	
Address valid to	taw	70		70		90		70		90		100		ns	
end of write															
Write pulse width	twp	60		60		80		60		80		90		ns	
Data valid to end	tow	60		60		70		60		70		80		ns	
of write															
Data hold time	tон	5		5		5		5		5		5		ns	
Address setup time	tas	0		0		0		0		0		0		ns	
Write recovery time	twr	0		0		0		0		0		0		ns	
/WE to output in	twнz		35		35		40		35		40		40	ns	Note
high impedance															
Output active	tow	5		5		5		5		5		5		ns	
from end of write															

Note See the output load.

Remark These AC characteristics are in common regardless of package types.

Write Cycle Timing Chart 1 (/WE Controlled)




Cautions 1. /CS or /WE should be fixed to high level during address transition.

2. When I/O pins are in the output state, do not apply to the I/O pins signals that are opposite in phase with output signals.

Remarks 1. Write operation is done during the overlap time of a low level /CS and a low level /WE.

- 2. When /WE is at low level, the I/O pins are always high impedance. When /WE is at high level, read operation is executed. Therefore /OE should be at high level to make the I/O pins high impedance.
- **3.** If /CS changes to low level at the same time or after the change of /WE to low level, the I/O pins will remain high impedance state.

Write Cycle Timing Chart 2 (/CS Controlled)



Cautions 1. /CS or /WE should be fixed to high level during address transition.

2. When I/O pins are in the output state, do not apply to the I/O pins signals that are opposite in phase with output signals.


Remark Write operation is done during the overlap time of a low level /CS and a low level /WE.

Low Vcc Data Retention Characteristics (TA = -25 to +85 °C)

Parameter	Symbol	Test Condition	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VCCDR	$/CS \ge V_{CC} - 0.2 V$	2.0		5.5	V
Data retention supply current	ICCDR	$Vcc = 3.0 \text{ V}, /CS \ge Vcc - 0.2 \text{ V}$		0.5	20 ^{Note}	μA
Chip deselection to data retention mode	t CDR		0			ns
Operation recovery time	t₽		5			ms

Note 2 μ A (T_A ≤ 40 °C), 7 μ A (T_A ≤ 70 °C)

Data Retention Timing Chart




Note A version : 3.0 V, B version : 2.7 V


Remark The other pins (Address, /OE, /WE, I/O) can be in high impedance state.


Package Drawings


28-PIN PLASTIC TSOP(I) (8x13.4)



detail of lead end









NOTES

- 1. Each lead centerline is located within 0.08 mm of its true position (T.P.) at maximum material condition.
- 2. "A" excludes mold flash. (Includes mold flash : 8.4mm MAX.)


ITEM	MILLIMETERS
Α	8.0±0.1
В	0.6 MAX.
С	0.55 (T.P.)
D	$0.22\substack{+0.08\\-0.07}$
G	1.0
Н	12.4±0.2
I	11.8±0.1
J	0.8±0.2
к	$0.145^{+0.025}_{-0.015}$
L	0.5±0.1
М	0.08
Ν	0.10
Р	13.4±0.2
Q	0.1±0.05
R	$3^{\circ}^{+7^{\circ}}_{-3^{\circ}}$
S	1.2 MAX.
	P28GW-55-9JL-2


28-PIN PLASTIC TSOP(I) (8x13.4)





detail of lead end





NOTE

- 1. Each lead centerline is located within 0.08 mm of its true position (T.P.) at maximum material condition.
- 2. "A" excludes mold flash. (Includes mold flash : 8.4mm MAX.)

ITEM	MILLIMETERS
Α	8.0±0.1
В	0.6 MAX.
С	0.55 (T.P.)
D	$0.22\substack{+0.08 \\ -0.07}$
G	1.0
Н	12.4±0.2
I	11.8±0.1
J	0.8±0.2
к	$0.145\substack{+0.025\\-0.015}$
L	0.5±0.1
М	0.08
Ν	0.10
Р	13.4±0.2
Q	0.1±0.05
R	3°+7° -3°
S	1.2 MAX.
	P28GW-55-9KL-2

16

Recommended Soldering Conditions

Please consult with our sales offices for soldering conditions of the μ PD43256B-X.

Types of Surface Mount Device

μPD43256	BGW-xxX-9JL	: 28-pin PLASTIC TSOP(I) (8x13.4) (Normal bent)
μPD43256	BGW-xxX-9KL	: 28-pin PLASTIC TSOP(I) (8x13.4) (Reverse bent)
μPD43256	BGW-AxxX-9JL	: 28-pin PLASTIC TSOP(I) (8x13.4) (Normal bent)
μPD43256	BGW-AxxX-9KL	: 28-pin PLASTIC TSOP(I) (8x13.4) (Reverse bent)
μPD43256	BGW-BxxX-9JL	: 28-pin PLASTIC TSOP(I) (8x13.4) (Normal bent)
μPD43256	BGW-BxxX-9KL	: 28-pin PLASTIC TSOP(I) (8x13.4) (Reverse bent)
μPD43256	BGW-xxX-9JL-A	: 28-pin PLASTIC TSOP(I) (8x13.4) (Normal bent)
μPD43256	BGW-xxX-9KL-A	: 28-pin PLASTIC TSOP(I) (8x13.4) (Reverse bent)
μPD43256	BGW-AxxX-9JL-A	: 28-pin PLASTIC TSOP(I) (8x13.4) (Normal bent)
μPD43256	BGW-AxxX-9KL-A	: 28-pin PLASTIC TSOP(I) (8x13.4) (Reverse bent)
μPD43256	BGW-BxxX-9JL-A	: 28-pin PLASTIC TSOP(I) (8x13.4) (Normal bent)
μPD43256	BGW-BxxX-9KL-A	: 28-pin PLASTIC TSOP(I) (8x13.4) (Reverse bent)

Data Sheet M11012EJ6V0DS

Revision History

Edition/	Pa	ıge	Type of	Location	Description
Date	This	Previous	revision		(Previous edition \rightarrow This edition)
	edition	edition			
6th edition/	p.1	p.1	Deletion	-	Description of Version X has been deleted.
Jun. 2006					

NOTES FOR CMOS DEVICES -

1 VOLTAGE APPLICATION WAVEFORM AT INPUT PIN

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (MAX) and V_{IH} (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (MAX) and V_{IH} (MIN).

(2) HANDLING OF UNUSED INPUT PINS

Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to V_{DD} or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

③ PRECAUTION AGAINST ESD

A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must have hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

④ STATUS BEFORE INITIALIZATION

Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

(5) POWER ON/OFF SEQUENCE

In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current.

The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.

6 INPUT OF SIGNAL DURING POWER OFF STATE

Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

Downloaded from Elcodis.com electronic components distributor

- The information in this document is current as of June, 2006. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".

The "Specific" quality grade applies only to NEC Electronics products developed based on a customerdesignated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.

- "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
- "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
- "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)

- "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).

M8E 02.11-1