




- ▼ Simple Drive Requirement
- ▼ Small Package Outline
- ▼ Surface Mount Device




$BV_{DSS}$	-20V
$R_{DS(ON)}$	65mΩ
$I_D$	- 4.2A

### Description

The Advanced Power MOSFETs from APEC provide the designer with the best combination of fast switching, low on-resistance and cost-effectiveness.

The SOT-23 package is universally preferred for all commercial-industrial surface mount applications and suited for low voltage applications such as DC/DC converters.



### Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
$V_{DS}$	Drain-Source Voltage	- 20	V
$V_{GS}$	Gate-Source Voltage	$\pm 12$	V
$I_D @ T_A = 25^\circ C$	Continuous Drain Current <sup>3</sup>	-4.2	A
$I_D @ T_A = 70^\circ C$	Continuous Drain Current <sup>3</sup>	-3.4	A
$I_{DM}$	Pulsed Drain Current <sup>1,2</sup>	-10	A
$P_D @ T_A = 25^\circ C$	Total Power Dissipation	1.38	W
	Linear Derating Factor	0.01	W/ $^\circ C$
$T_{STG}$	Storage Temperature Range	-55 to 150	$^\circ C$
$T_J$	Operating Junction Temperature Range	-55 to 150	$^\circ C$

### Thermal Data

Symbol	Parameter	Value	Unit
$R_{thj-amb}$	Thermal Resistance Junction-ambient <sup>3</sup>	Max. 90	$^\circ C/W$



# AP2305N

## Electrical Characteristics@ $T_j=25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
$\text{BV}_{\text{DSS}}$	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=-250\mu\text{A}$	-20	-	-	V
$\Delta \text{BV}_{\text{DSS}}/\Delta T_j$	Breakdown Voltage Temperature Coefficient	Reference to $25^\circ\text{C}$ , $I_{\text{D}}=-1\text{mA}$	-	-0.1	-	$\text{V}/^\circ\text{C}$
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance	$V_{\text{GS}}=-10\text{V}, I_{\text{D}}=-4.5\text{A}$	-	-	53	$\text{m}\Omega$
		$V_{\text{GS}}=-4.5\text{V}, I_{\text{D}}=-4.2\text{A}$	-	-	65	$\text{m}\Omega$
		$V_{\text{GS}}=-2.5\text{V}, I_{\text{D}}=-2.0\text{A}$	-	-	100	$\text{m}\Omega$
		$V_{\text{GS}}=-1.8\text{V}, I_{\text{D}}=-1.0\text{A}$	-	-	250	$\text{m}\Omega$
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=-250\mu\text{A}$	-0.5	-	-	V
$g_{\text{fs}}$	Forward Transconductance	$V_{\text{DS}}=-5\text{V}, I_{\text{D}}=-2.8\text{A}$	-	9	-	S
$I_{\text{DSS}}$	Drain-Source Leakage Current ( $T_j=25^\circ\text{C}$ )	$V_{\text{DS}}=-20\text{V}, V_{\text{GS}}=0\text{V}$	-	-	-1	$\text{uA}$
	Drain-Source Leakage Current ( $T_j=55^\circ\text{C}$ )	$V_{\text{DS}}=-16\text{V}, V_{\text{GS}}=0\text{V}$	-	-	-10	$\text{uA}$
$I_{\text{GSS}}$	Gate-Source Leakage	$V_{\text{GS}}= \pm 12\text{V}$	-	-	$\pm 100$	nA
$Q_g$	Total Gate Charge <sup>2</sup>	$I_{\text{D}}=-4.2\text{A}$	-	10.6	-	nC
$Q_{\text{gs}}$	Gate-Source Charge	$V_{\text{DS}}=-16\text{V}$	-	2.32	-	nC
$Q_{\text{gd}}$	Gate-Drain ("Miller") Charge	$V_{\text{GS}}=-4.5\text{V}$	-	3.68	-	nC
$t_{\text{d(on)}}$	Turn-on Delay Time <sup>2</sup>	$V_{\text{DS}}=-15\text{V}$	-	5.9	-	ns
$t_r$	Rise Time	$I_{\text{D}}=-4.2\text{A}$	-	3.6	-	ns
$t_{\text{d(off)}}$	Turn-off Delay Time	$R_G=6\Omega, V_{\text{GS}}=-10\text{V}$	-	32.4	-	ns
$t_f$	Fall Time	$R_D=3.6\Omega$	-	2.6	-	ns
$C_{\text{iss}}$	Input Capacitance	$V_{\text{GS}}=0\text{V}$	-	740	-	pF
$C_{\text{oss}}$	Output Capacitance	$V_{\text{DS}}=-15\text{V}$	-	167	-	pF
$C_{\text{rss}}$	Reverse Transfer Capacitance	f=1.0MHz	-	126	-	pF

## Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
$V_{\text{SD}}$	Forward On Voltage <sup>2</sup>	$I_{\text{S}}=-1.2\text{A}, V_{\text{GS}}=0\text{V}$	-	-	-1.2	V
$\text{trr}$	Reverse Recovery Time	$I_{\text{S}}=-4.2\text{A}, V_{\text{GS}}=0\text{V},$	-	27.7	-	ns
$\text{Qrr}$	Reverse Recovery Charge	$dI/dt=100\text{A}/\mu\text{s}$	-	22	-	nC

## Notes:

- 1.Pulse width limited by Max. junction temperature.
- 2.Pulse width  $\leq 300\text{us}$  , duty cycle  $\leq 2\%$ .
- 3.Surface mounted on 1 in<sup>2</sup> copper pad of FR4 board ;  $270^\circ\text{C}/\text{W}$  when mounted on min. copper pad.




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance v.s. Gate Voltage




Fig 4. Normalized On-Resistance v.s. Junction Temperature




Fig 5. Forward Characteristic of Reverse Diode










Fig 6. Gate Threshold Voltage v.s. Junction Temperature


**Fig 7. Gate Charge Characteristics**

**Fig 8. Typical Capacitance Characteristics**

**Fig 9. Maximum Safe Operating Area**

**Fig 10. Effective Transient Thermal Impedance**

**Fig 11. Switching Time Circuit**

**Fig 12. Gate Charge Circuit**