

03/03/2009

High Voltage Green-Mode PWM Controller with Over Temperature Protection

Rev. 00

General Description

The LD7578J integrates several functions of protections, and EMI-improved solution in a SOP-8/or DIP-8 package to minimize the component counts and the circuit space.

The device provides functions of low startup current, green-mode power-saving operation, leading-edge blanking of the current sensing and internal slope compensation. Also, the LD7578J features more protections like OLP (Over Load Protection), OVP (Over Voltage Protection), and OTP (Over Temperature Protection) to prevent the circuit being damaged under the abnormal conditions. The LD7578J features built-in auto-recovery function for OVP on Vcc pin and OLP.


Furthermore, the LD7578J features frequency trembling to depress radiation noise and is an excellent solution for EMI filter design.

Features

- High-Voltage (500V) Startup Circuit
- Current Mode Control
- Non-Audible-Noise Green Mode Control
- UVLO (Under Voltage Lockout)
- LEB (Leading-Edge Blanking) on CS Pin
- Internal Frequency Trembling
- Internal Slope Compensation
- Internal Over Current Protection
- OVP (Over Voltage Protection) on Vcc
- OLP (Over Load Protection)
- External OTP through a NTC
- 500mA Driving Capability

Applications

- Switching AC/DC Adaptor and Battery Charger
- Open Frame Switching Power Supply
- LCD Monitor/TV Power




Leadtrend Technology Corporation www.leadtrend.com.tw LD7578J-DS-00 March 2009



Pin Configuration

SOP-8 & DIP-8 (TOP VIEW)



Year code Week code Production code

Ordering Information

Part number	Switching Freq.	Protection Mode	Package		Top Mark	Shipping
LD7578J GS	65KHz	Auto recovery	SOP-8	Green package	LD7578J GS	2500 /tape & reel
LD7578J GN	65KHz	Auto recovery	DIP-8	Green package	LD7578J GN	3600 /tube /Carton


The LD7578J is green packaged.

Pin Descriptions

PIN	NAME	FUNCTION
1	(-) LATCH	Pull this pin lower than 0.95V to shutdown the controller into latch mode until the AC power-on recycles. By connecting a NTC with this pin to ground, it can achieve the OTP protection function. Keep this pin float to disable the latch protection.
2	COMP	Voltage feedback pin. By connecting a photo-coupler to close the control loop, it car achieve the regulation.
3	CS	Current sense pin, for sensing the MOSFET current.
4	GND	Ground.
5	OUT	Gate drive output to drive the external MOSFET.
6	VCC	Supply voltage pin.
7	NC	Unconnected Pin.
8	HV	Connect this pin to a positive terminal of bulk capacitor to provide the startup curren for the controller. When Vcc voltage trips the UVLO(on), this HV loop will be turned off to save the power loss on the startup circuit.

2







Absolute Maximum Ratings

Supply Voltage VCC	30V
High-Voltage Pin, HV	-0.3V~500V
COMP, (-)LATCH, CS	-0.3 ~7V
OUT	-0.3 ~Vcc+0.3
Junction Temperature	150°C
Operating Ambient Temperature	-20°C to 85°C
Storage Temperature Range	-65°C to 150°C
Package Thermal Resistance (SOP-8)	160°C/W
Package Thermal Resistance (DIP-8)	100°C/W
Power Dissipation (SOP-8, at Ambient Temperature = 85°C)	400mW
Power Dissipation (DIP-8, at Ambient Temperature = 85°C)	650mW
Lead temperature (Soldering, 10sec)	260°C
ESD Voltage Protection, Human Body Model (except HV Pin)	2.5KV
ESD Voltage Protection, Machine Model	250V
Gate Output Current	500mA

Caution:

Stresses beyond the ratings specified in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.



Electrical Characteristics

(T_A = +25°C unless otherwise stated, V_{CC}=15.0V)

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
High-Voltage Supply (HV Pin)		•			
High-Voltage Current Source	V _{CC} < UVLO(on), HV=500V	0.5	1.0	1.5	mA
Off-State Leakage Current	V _{CC} > UVLO(off), HV=500V			35	μA
Supply Voltage (Vcc Pin)					
Startup Current			320		μA
	V _{COMP} =0V, LD7578J		3.3		mA
	V _{COMP} =3V, LD7578J		3.6		mA
Operating Current	OLP tripped, LD7578J		0.78		mA
(with 1nF load on OUT pin)	OVP tripped, LD7578J		0.88		mA
	(-)Latch Pin Tripped		0.68		mA
	LD7578J		0.08		IIIA
UVLO (off)		9.0	10.0	11.0	V
UVLO (on)		15.0	16.0	17.0	V
OVP Level		26.5	28.0	29.5	V
Voltage Feedback (COMP Pin)					
Short Circuit Current	V _{COMP} =0V		1.45	2.0	mA
Open Loop Voltage	COMP pin open		5.6		V
Green Mode Threshold VCOMP			2.35		V
Current Sensing (CS Pin)					
Maximum Input Voltage,Vcs_off		0.80	0.85	0.90	V
Leading Edge Blanking Time	V _{COMP} > 1.9		250		nS
	V _{COMP} <1.9		1700		nS
Input impedance		1			MΩ
Delay to Output			100		nS




Electrical Characteristics

(T_A = +25°C unless otherwise stated, V_{CC}=15.0V)


PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
Oscillator for Switching Frequer	су				
Frequency	LD7578J	60.0	65.0	70.0	KHz
Green Mode Frequency	LD7578J		22		KHz
Trembling Frequency	LD7578J		±4		KHz
Temp. Stability	-20 °C~85 °C			5	%
Voltage Stability	(V _{CC} =11V-25V)			1	%
Latch Protection ((-)LATCH Pin)					•
(-)LATCH Pin Source Current		92	100	108	μA
Turn-On Trip Level		1.0	1.05	1.1	V
Turn-Off Trip Level		0.90	0.95	1.00	V
De-latch V _{cc} Level	(PDR, Power Down Reset)		8.0		V
Gate Drive Output (OUT Pin)					
Output Low Level	V _{CC} =15V, Io=20mA			1	V
Output High Level	V _{CC} =15V, Io=20mA	9			V
Rising Time	Load Capacitance=1000pF		100	160	nS
Falling Time	Load Capacitance=1000pF		30	60	nS
OLP (Over Load Protection)					
OLP Trip Level			5.0		V
OLP Delay Time	LD7578J, 65KHz-Auto recover		30		mS
De-latch Vcc Level	Latch(PDR)		8.0		V





Leadtrend Technology Corporation www.leadtrend.com.tw LD7578J-DS-00 March 2009







Application Information

Operation Overview

As long as the green power requirement becomes a trend and the power saving is becoming more and more important for the switching power supplies and switching adaptors, traditional PWM controllers are not able to support such new requirements. Furthermore, the cost and size limitation forces the PWM controllers to powerfully integrate more functions, thereby reducing the external part counts. The LD7578J targets on such applications, providing an easy and cost effective solution; its detail features are described as below.

Internal High-Voltage Startup Circuit and Under Voltage Lockout (UVLO)

Traditional circuits power on the PWM controller through a startup resistor to constantly provide current from a rectified voltage to the capacitor connected to Vcc pin. Nevertheless, this startup resistor was usually of larger resistance, and it therefore consumed more power and required longer time to start up.


To achieve an optimized topology, as shown in Fig. 13, The LD7578J is built in with high voltage startup circuit to optimize the power saving. During the startup sequence, a high-voltage current source sinks current from C_{BULK} capacitor to provide the startup current as well as to charge the Vcc capacitor C1. During the initialization of the startup, Vcc voltage is lower than the UVLO(off) threshold thus the current source is on to supply a current of 1mA. Meanwhile, as the Vcc current consume

d by the LD7578J is as low as 320μ A, most of the HV current is utilized to charge the Vcc capacitor. By using such configuration, the turn-on delay time will be almost the same no matter whether operation condition is under low-line or high-line.

When Vcc voltage reaches UVLO(on) threshold, the LD7578J is powered on to start issuing the gate drive signal, the high-voltage current source is then disabled, and the


Vcc supply current will be only provided from the auxiliary winding of the transformer. Therefore, the power losses on the startup circuit beyond the startup period can be eliminated and the power saving can be easily achieved. In general application, a $40K\Omega$ resistor is still recommended to be placed in high voltage path to limit the current if there is a negative voltage applying in any case.

An UVLO comparator is included to detect the voltage on the V_{CC} pin to ensure the supply voltage is high enough to power on the LD7578J PWM controller and to drive the power MOSFET as well. As shown in Fig. 14, a Hysteresis is provided to prevent the shutdown caused by the voltage dip during startup. The turn-on and turn-off threshold levels are set at 16V and 10.0V, respectively.



Leadtrend Technology Corporation www.leadtrend.com.tw LD7578J-DS-00 March 2009





Current Sensing, Leading-edge Blanking and the Negative Spike on CS Pin

The typical current mode PWM controller feeds back both current signal and voltage signal to close the control loop and achieve regulation. The LD7578J detects the primary MOSFET current from the CS pin, which is not only for the peak current mode control but also for the pulse-by-pulse current limit. The maximum voltage threshold of the current sensing pin is set as 0.85V. Thus the MOSFET peak current can be calculated as:

$$I_{\text{PEAK(MAX)}} = \frac{0.85V}{R_{\text{S}}}$$

A 250nS leading-edge blanking (LEB) time is included in the input of CS pin to prevent false-trigger caused by the current spike. In the low power application, if the total pulse width of the turn-on spike is less than 250nS and the negative spike on the CS pin is not as low as -0.3V, the R-C filter (as shown in Fig.15) can be eliminated.

However, the total pulse width of the turn-on spike is related to the output power, circuit design and PCB layout. It is strongly recommended to add a small R-C filter (as shown in Fig. 16) for higher power applications to avoid the CS pin damaged by the negative turn-on spike.

LD7578J

Output Stage and Maximum Duty-Cycle

An output stage of a CMOS buffer, with typical 500mA driving capability, is incorporated to drive a power MOSFET directly. The maximum duty-cycle of LD7578J is limited to 75% to avoid the transformer saturation.

Voltage Feedback Loop


The voltage feedback signal is provided from the TL431 in the secondary side through the photo-coupler to the COMP pin of LD7578J. The input stage of LD7578J, like the UC384X, is incorporated with 2 diodes voltage offset circuit and a voltage divider with 1/3 ratio. Therefore,

 $V_{+}(PWM_{COMPARATOR}) = \frac{1}{3} \times (V_{COMP} - 2V_{F})$

A pull-high resistor is embedded internally and thus an external one is not required.


Oscillator and Switching Frequency

The switching frequency of LD7578J is fixed at 65kHz to provide the optimized operations by considering the EMI performance, thermal treatment, component sizes and transformer design.



Leadtrend Technology Corporation www.leadtrend.com.tw LD7578J-DS-00 March 2009





Frequency Trembling

The LD7578J is implemented with a frequency trembling function which helps the power supply designers to optimize EMI performance with lower system cost. The Trembling frequencies is fixed internally at \pm 4KHz, and incorporates with the 65KHz switching frequencies respectively.

Internal Slope Compensation

Stability is crucial for current mode control when it operates at more than 50% of duty-cycle. To stabilize the control loop, the slope compensation is required in the traditional UC384X design by injecting the ramp signal from the RT/CT pin through a coupling capacitor. In the LD7578J, the internal slope compensation circuit has been implemented to simplify the external circuit design.

On/Off Control

The LD7578J can be turned off by pulling COMP pin to lower than 1.2V. The gate output pin of LD7578J will be

disabled immediately under such condition. The off-mode can be released when the pull-low signal is removed.

Dual-Oscillator Green-Mode Operation

Lots of topologies have been implemented in different chips for the green-mode or power saving requirements such as "burst-mode control", "skipping-cycle mode", "variable off-time control "...etc. The basic operation theory of all these approaches intends to reduce the switching cycles under light-load or no-load condition either by skipping some switching pulses or by reducing the switching frequency. What the LD7578J uses to implement the power-saving

operation is Leadtrend Technology's own IP. By using this dual-oscillator control, the burst-mode frequency can be well controlled to avoid the generation of audible noise.

Over Load Protection (OLP) - Auto Recovery


To protect the circuit from the damage caused by overload condition or output short condition, a smart OLP function is implemented in the LD7578J for it. The OLP function in LD7578J is an auto-recovery type protection. Fig. 17 shows the waveforms of the OLP operation. Under such fault condition, the feedback system will force the voltage loop toward saturation and thus pull the voltage on COMP pin (VCOMP) to high. Whenever the VCOMP trips the OLP threshold of 5.0V and stays for over 30mS (if switching frequency is 65KHz), the protection will be activated to turn off the gate output and to shutdown the switching of power circuit. The 30mS delay time is to prevent the false-trigger during the power-on and turn-off transient.

A divided-by-2 counter is implemented to reduce the average power under OLP behavior. Whenever OLP is activated, the output is latched off and the divided-by-2 counter starts to count the number of UVLO(off). The latch is released if the 2nd UVLO(off) point is counted, and then the output recovers switching again.

By using such protection mechanism, the average input power can be reduced to a very low level so that the component temperature and stress can be controlled within a safe operating area.

Leadtrend Technology Corporation www.leadtrend.com.tw LD7578J-DS-00 March 2009






OVP (Over Voltage Protection) on Vcc- Auto Recovery

The V_{GS} ratings of the nowadays power MOSFETs are mostly with 30V maximum. To protect the V_{GS} from the fault condition, LD7578J is implemented with OVP function on Vcc. Whenever the Vcc voltage is larger than the OVP threshold voltage, the output gate drive circuit will be shut down simultaneously and stop switching of the power MOSFET until the next UVLO(_{ON}).

The Vcc OVP function in LD7578J is an auto-recovery type protection. If the OVP condition, usually caused by open feedback loop, is not released, the Vcc will trip the OVP level again and shutdown the output. The Vcc is working in hiccup mode. Fig. 18 shows its operation.

Once the OVP condition is removed, the Vcc and the output will resume to normal operation.



LD7578J

(-)LATCH Pin --- Latched Mode Protection

To protect the power circuit from damage due to system failure, over temperature protection (OTP) is required. The OTP circuit is implemented to sense a hot-spot of power circuit like power MOSFET or output rectifier. It can be easily achieved by connecting a NTC with (-)LATCH pin of LD7578J. As the device temperature or ambient temperature rises, the resistance of NTC decreases. So, the voltage on the (-)LATCH pin could be written as below.

$$V_{(-)Latch} = 100 \mu A \cdot R_{NTC}$$

When the V_{(-)LATCH} is less than the defined threshold voltage (typical 0.95V), LD7578J will shutdown the gate output and then latch the power supply off. The controller will remain latched unless the Vcc drops below 8V (power down reset) and the fault condition is removed at the same time. There are 2 conditions required to restart it successfully. First, cool down the circuit so that NTC resistance will increase and raise $V_{(-)LATCH}$ above 1.05V. Then, remove the AC power cord and restart AC power-on recycling. The detailed operation is depicted in Fig. 19.

Pull-Low Resistor on the Gate Pin of MOSFET


An anti-floating resistor is built in with the OUT pin to prevent the output from any uncertain state. Otherwise, it may cause the MOSFET to work abnormally or mis-trigger. However, such design won't cover the condition of disconnection between the OUT pin and the gate terminal for the MOSFET. Thus it is still strongly recommended to


Leadtrend Technology Corporation www.leadtrend.com.tw LD7578J-DS-00 March 2009



have a resistor connected at the MOSFET gate terminal (as shown in Fig. 20) to provide extra protection for fault conditions.

This external pull-low resistor is to prevent the MOSFET from damage during power-on when the gate resistor R_g is disconnected. In such a fault condition, as show in Fig. 21, the resistor R8 can provide a discharge path to avoid the MOSFET from being falsely triggered by the current through the gate-to-drain capacitor C_{GD} . Therefore, the MOSFET will be always pulled-low and persist in off-state.






Protection Resistor on the Hi-V Path


13

In some other Hi-V processes and designs, there may be a parasitic SCR between HV pin, Vcc and GND. As shown in Fig. 22, a small negative spike on the HV pin may trigger this parasitic SCR and cause latchup between Vcc and




GND. And such latchup will easily damage the chip because of the equivalent short-circuit induced. With the Leadtrend's proprietary Hi-V technology, there is no such parasitic SCR in LD7578J. Fig. 23 shows the equivalent circuit of LD7578J's Hi-V structure. The LD7578J has higher capability to sustain negative voltage than similar products. Nevertheless, a $40K\Omega$ resistor is recommended to implement on the Hi-V path as a current limit resistor no matter what negative voltage is present in any situation.





Leadtrend Technology Corporation www.leadtrend.com.tw LD7578J-DS-00 March 2009







BOM

P/N	Component Value	Original		
R1A	N/A			
R1B	N/A			
R4A	39KΩ, 1206			
R4B	39KΩ, 1206			
R6	2.2Ω, 1206			
R7	10Ω, 1206			
R8	10KΩ, 1206			
R9	40ΚΩ, 1206			
RS1	2.7Ω, 1206, 1%			
RS2	2.7Ω, 1206, 1%			
RT	100KΩ, 0805, 1%			
R51A	100Ω, 1206			
R51B	100Ω, 1206			
R52	2.49KΩ, 0805, 1%			
R53	2.49KΩ, 0805, 1%			
R54	100Ω, 0805			
R55	1KΩ, 0805			
R56A	2.7KΩ, 1206			
R56B	N/A			
NTC1	5Ω, 3A 08SP005			
FL1	20mH	UU9.8		
T1	EI-22			
L51	2.7μΗ			


P/N	Component Value	Note
C1	22μF, 400V	L-tec
C2	22μF, 50V	L-tec
C4	1000pF, 1000V, 1206	Holystone
C5	0.01µF, 16V, 0805	
C51	1000pF, 50V, 0805	
C52	1000μF, 10V	L-tec
C54	470μF, 10V	L-tec
C55	0.022μF, 16V, 0805	
CX1	0.1µF	X-cap
CY1	2200pF	Y-cap
D1A	1N4007	
D1B	1N4007	
D1C	1N4007	
D1D	1N4007	
D2	PS102R	
D4	1N4007	
Q1	2N60B	600V, 2A
CR51	SB540	
ZD51	6V2C	
IC1	LD7578J GS	SOP-8
IC2	EL817B	
IC51	TL431	1%
F1	250V, 1A	
Z1	N/A	

Leadtrend Technology Corporation www.leadtrend.com.tw LD7578J-DS-00 March 2009



Package Information

SOP-8




Cumhala	Dimensions i	n Millimeters	Dimensions in Inch		
Symbols	MIN	МАХ	MIN	МАХ	
А	4.801	5.004	0.189	0.197	
В	3.810	3.988	0.150	0.157	
С	1.346	1.753	0.053	0.069	
D	0.330	0.508	0.013	0.020	
F	1.194	1.346	0.047	0.053	
н	0.178	0.229	0.007	0.009	
I	0.102	0.254	0.004	0.010	
J	5.791	6.198	0.228	0.244	
М	0.406	1.270	0.016	0.050	
θ	0°	8°	0°	8°	

17



Package Information

DIP-8



Symbol	Dimensior	n in Millimeters	Dimensions in Inches		
Symbol	Min	Мах	Min	Max	
А	9.017	10.160	0.355	0.400	
В	6.096	7.112	0.240	0.280	
С		5.334		0.210	
D	0.356	0.584	0.014	0.023	
E	1.143	1.778	0.045	0.070	
F	2.337	2.743	0.092	0.108	
I	2.921	3.556	0.115	0.140	
J	7.366	8.255	0.29	0.325	
L	0.381		0.015		

Important Notice

Leadtrend Technology Corp. reserves the right to make changes or corrections to its products at any time without notice. Customers should verify the datasheets are current and complete before placing order.

18



Revision History

Rev.	Date	Change Notice
00	03/03/2009	Original Specification

19