## 1/53, 1/40 DUTY, LCD CONTROLLER/DRIVER WITH BUILT-IN RAM

## DESCRIPTION

The $\mu$ PD16680 is a driver which contains a RAM capable of full - dot LCD display. The single $\mu$ PD16680 IC chip can operate a full - dot (up to 100 by 51 dots) LCD and pictographs ( 100 pictographs).
The $\mu$ PD16680 can operate on single 3 V -power supply, is suitable for graphic pagers and cellular.

## FEATURES

- LCD driver with a built-in display RAM
- Can operate on single 3 V-power supply
- Booster circuit incorporated : Switchable 3 or 4 folds
- Dot display RAM : $100 \times 51$ bits
- Pictographic display RAM : 100 bits
- Pictographic display's duty changeable : $1 / 53$ or $1 / 40$ duty
- Output for full-dot : 100 segments and 52 commons
- Data input based on serial \& 4-bit / 8-bit parallel switch over
- String resister to output bias level incorporated
- Selectable LCD driving bias level (select from $1 / 8$ bias, $1 / 7$ bias, $1 / 6$ bias)
- Oscillation circuit incorporated
- D/A converter incorporated (for LCD driving voltage adjustment)


## ORDERING INFORMATION

| Part number | Package |
| :---: | :---: |
| $\mu$ PD16680W/P | Wafer/Chip(Matched COG mounting) |

Remark Purchasing the above products in term of chips per requires an exchange of other documents as well, including a memorandum on the product quality. Therefore those who are interested in this regard are advised to contact an NEC salesperson for further details.

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

1. BLOCK DIAGRAM


Remark /xxx indicates active low signals.
2. PIN CONFIGURATION (Top view)

Chip Size : $12.5 \mathrm{~mm} \times 1.89 \mathrm{~mm}$


Table 2-1. Pad Layout (1/2)

| Pin No. | Pin Name | $\mathrm{X}(\mu \mathrm{m})$ | $\mathrm{Y}(\mu \mathrm{m})$ | Pin No. | Pin Name | $\mathrm{X}(\mu \mathrm{m})$ | $\mathrm{Y}(\mu \mathrm{m})$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Dummy | -5883.2 | -811.0 | 67 | $\mathrm{C}_{3}{ }^{+}$ | 2036.8 | -811.0 |
| 2 | Dummy | -5763.2 | -811.0 | 68 | $\mathrm{C}_{3}{ }^{+}$ | 2156.8 | -811.0 |
| 3 | Dummy | -5643.2 | -811.0 | 69 | $\mathrm{C}_{3}{ }^{+}$ | 2276.8 | -811.0 |
| 4 | Vlcbs1 | -5523.2 | -811.0 | 70 | $\mathrm{C}_{3}{ }^{-}$ | 2396.8 | -811.0 |
| 5 | Vlcbs 1 | -5403.2 | -811.0 | 71 | $\mathrm{C}_{3}{ }^{-}$ | 2516.8 | -811.0 |
| 6 | Dummy | -5283.2 | -811.0 | 72 | $\mathrm{C}_{3}{ }^{-}$ | 2636.8 | -811.0 |
| 7 | Vlcbs2 | -5163.2 | -811.0 | 73 | VdD | 2756.8 | -811.0 |
| 8 | VLCbs2 | -5043.2 | -811.0 | 74 | VDD | 2876.8 | -811.0 |
| 9 | Dummy | -4923.2 | -811.0 | 75 | Vdd | 2996.8 | -811.0 |
| 10 | Vlcbs3 | -4803.2 | -811.0 | 76 | Dummy | 3116.8 | -811.0 |
| 11 | VLCBS3 | -4683.2 | -811.0 | 77 | $V_{\text {Ext }}$ | 3236.8 | -811.0 |
| 12 | Dummy | -4563.2 | -811.0 | 78 | DAсна | 3356.8 | -811.0 |
| 13 | AMPout | -4443.2 | -811.0 | 79 | AMPсна | 3476.8 | -811.0 |
| 14 | AMPout | -4323.2 | -811.0 | 80 | OSCIN | 3596.8 | -811.0 |
| 15 | Dummy | -4203.2 | -811.0 | 81 | OSCout | 3716.8 | -811.0 |
| 16 | AMPIn(-) | -4083.2 | -811.0 | 82 | VdD | 3836.8 | -811.0 |
| 17 | AMPIN(-) | -3963.2 | -811.0 | 83 | OSCbri | 3956.8 | -811.0 |
| 18 | Dummy | -3843.2 | -811.0 | 84 | Do(DATA) | 4076.8 | -811.0 |
| 19 | AMPIN(+) | -3723.2 | -811.0 | 85 | $\mathrm{D}_{1}$ | 4196.8 | -811.0 |
| 20 | AMPIN(+) | -3603.2 | -811.0 | 86 | $\mathrm{D}_{2}$ | 4316.8 | -811.0 |
| 21 | Dummy | -3483.2 | -811.0 | 87 | D3 | 4436.8 | -811.0 |
| 22 | Vdd | -3363.2 | -811.0 | 88 | D4 | 4556.8 | -811.0 |
| 23 | VDD | -3243.2 | -811.0 | 89 | D5 | 4676.8 | -811.0 |
| 24 | Dummy | -3123.2 | -811.0 | 90 | D6 | 4796.8 | -811.0 |
| 25 | VLC5 | -3003.2 | -811.0 | 91 | D7(NS) | 4916.8 | -811.0 |
| 26 | VLC5 | -2883.2 | -811.0 | 92 | WS | 5036.8 | -811.0 |
| 27 | VLC5 | -2763.2 | -811.0 | 93 | STB | 5156.8 | -811.0 |
| 28 | Dummy | -2643.2 | -811.0 | 94 | E(SCK) | 5276.8 | -811.0 |
| 29 | VLC4 | -2523.2 | -811.0 | 95 | /RESET | 5396.8 | -811.0 |
| 30 | VLC4 | -2403.2 | -811.0 | 96 | VDD | 5516.8 | -811.0 |
| 31 | VLC4 | -2283.2 | -811.0 | 97 | TESTout | 5636.8 | -811.0 |
| 32 | Dummy | -2163.2 | -811.0 | 98 | Dummy | 5756.8 | -811.0 |
| 33 | VLC3 | -2043.2 | -811.0 | 99 | Dummy | 5876.8 | -811.0 |
| 34 | VLC3 | -1923.2 | -811.0 | 100 | Dummy | 6112.0 | -682.2 |
| 35 | VlC3 | -1803.2 | -811.0 | 101 | Dummy | 6112.0 | -592.2 |
| 36 | Dummy | -1683.2 | -811.0 | 102 | $\mathrm{COM}_{27}$ | 6112.0 | -502.2 |
| 37 | VLC2 | -1563.2 | -811.0 | 103 | $\mathrm{COM}_{28}$ | 6112.0 | -412.2 |
| 38 | VLC2 | -1443.2 | -811.0 | 104 | $\mathrm{COM}_{29}$ | 6112.0 | -322.2 |
| 39 | VLC2 | -1323.2 | -811.0 | 105 | $\mathrm{COM}_{30}$ | 6112.0 | -232.2 |
| 40 | Dummy | -1203.2 | -811.0 | 106 | $\mathrm{COM}_{31}$ | 6112.0 | -142.2 |
| 41 | VLC1 | -1083.2 | -811.0 | 107 | $\mathrm{COM}_{32}$ | 6112.0 | -52.2 |
| 42 | VLC1 | -963.2 | -811.0 | 108 | $\mathrm{COM}_{33}$ | 6112.0 | 37.8 |
| 43 | VLC1 | -843.2 | -811.0 | 109 | $\mathrm{COM}_{34}$ | 6112.0 | 127.8 |
| 44 | Dummy | -723.2 | -811.0 | 110 | $\mathrm{COM}_{35}$ | 6112.0 | 217.8 |
| 45 | VLCD | -603.2 | -811.0 | 111 | $\mathrm{COM}_{36}$ | 6112.0 | 307.8 |
| 46 | VLCd | -483.2 | -811.0 | 112 | $\mathrm{COM}_{37}$ | 6112.0 | 397.8 |
| 47 | VLCD | -363.2 | -811.0 | 113 | Dummy | 6112.0 | 487.8 |
| 48 | VdD | -243.2 | -811.0 | 114 | Dummy | 6112.0 | 577.8 |
| 49 | VDD | -123.2 | -811.0 | 115 | Dummy | 6030.0 | 817.8 |
| 50 | VDD | -3.2 | -811.0 | 116 | Dummy | 5940.0 | 817.8 |
| 51 | Vss | 116.8 | -811.0 | 117 | $\mathrm{COM}_{38}$ | 5850.0 | 817.8 |
| 52 | Vss | 236.8 | -811.0 | 118 | СОМ39 | 5760.0 | 817.8 |
| 53 | Vss | 356.8 | -811.0 | 119 | $\mathrm{COM}_{40}$ | 5670.0 | 817.8 |
| 54 | Dummy | 476.8 | -811.0 | 120 | $\mathrm{COM}_{41}$ | 5580.0 | 817.8 |
| 55 | $\mathrm{C}_{1}{ }^{+}$ | 596.8 | -811.0 | 121 | $\mathrm{COM}_{42}$ | 5490.0 | 817.8 |
| 56 | $\mathrm{Cl}^{+}$ | 716.8 | -811.0 | 122 | $\mathrm{COM}_{43}$ | 5400.0 | 817.8 |
| 57 | $\mathrm{Cl}^{+}$ | 836.8 | -811.0 | 123 | COM44 | 5310.0 | 817.8 |
| 58 | $\mathrm{C}_{1}{ }^{-}$ | 956.8 | -811.0 | 124 | COM45 | 5220.0 | 817.8 |
| 59 | $\mathrm{C}_{1}{ }^{-}$ | 1076.8 | -811.0 | 125 | $\mathrm{COM}_{46}$ | 5130.0 | 817.8 |
| 60 | $\mathrm{C}_{1}{ }^{-}$ | 1196.8 | -811.0 | 126 | COM47 | 5040.0 | 817.8 |
| 61 | $\mathrm{C}_{2}{ }^{+}$ | 1316.8 | -811.0 | 127 | COM48 | 4950.0 | 817.8 |
| 62 | $\mathrm{C}_{2}{ }^{+}$ | 1436.8 | -811.0 | 128 | COM49 | 4860.0 | 817.8 |
| 63 | $\mathrm{C}_{2}{ }^{+}$ | 1556.8 | -811.0 | 129 | COM50 | 4770.0 | 817.8 |
| 64 | $\mathrm{C}_{2}{ }^{-}$ | 1676.8 | -811.0 | 130 | COM51 | 4680.0 | 817.8 |
| 65 | $\mathrm{C}_{2}{ }^{-}$ | 1796.8 | -811.0 | 131 | PCOM | 4590.0 | 817.8 |
| 66 | $\mathrm{C}_{2}{ }^{-}$ | 1916.8 | -811.0 | 132 | SEG100 | 4500.0 | 817.8 |

Table 2-1. Pad Layout (2/2)

| Pin No. | Pin Name | $\mathrm{X}(\mu \mathrm{m})$ | $\mathrm{Y}(\mu \mathrm{m})$ | Pin No. | Pin Name | $\mathrm{X}(\mu \mathrm{m})$ | $\mathrm{Y}(\mu \mathrm{m})$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 133 | SEG99 | 4410.0 | 817.8 | 199 | SEG33 | -1530.0 | 817.8 |
| 134 | SEG98 | 4320.0 | 817.8 | 200 | SEG32 | -1620.0 | 817.8 |
| 135 | SEG97 | 4230.0 | 817.8 | 201 | SEG31 | -1710.0 | 817.8 |
| 136 | SEG96 | 4140.0 | 817.8 | 202 | SEG30 | -1800.0 | 817.8 |
| 137 | SEG95 | 4050.0 | 817.8 | 203 | SEG29 | -1890.0 | 817.8 |
| 138 | SEG94 | 3960.0 | 817.8 | 204 | SEG28 | -1980.0 | 817.8 |
| 139 | SEG93 | 3870.0 | 817.8 | 205 | SEG27 | -2070.0 | 817.8 |
| 140 | SEG92 | 3780.0 | 817.8 | 206 | SEG26 | -2160.0 | 817.8 |
| 141 | SEG91 | 3690.0 | 817.8 | 207 | SEG25 | -2250.0 | 817.8 |
| 142 | SEG90 | 3600.0 | 817.8 | 208 | SEG24 | -2340.0 | 817.8 |
| 143 | SEG89 | 3510.0 | 817.8 | 209 | SEG23 | -2430.0 | 817.8 |
| 144 | SEG88 | 3420.0 | 817.8 | 210 | SEG22 | -2520.0 | 817.8 |
| 145 | SEG87 | 3330.0 | 817.8 | 211 | SEG21 | -2610.0 | 817.8 |
| 146 | SEG86 | 3240.0 | 817.8 | 212 | SEG20 | -2700.0 | 817.8 |
| 147 | SEG85 | 3150.0 | 817.8 | 213 | SEG19 | -2790.0 | 817.8 |
| 148 | SEG84 | 3060.0 | 817.8 | 214 | SEG18 | -2880.0 | 817.8 |
| 149 | SEG83 | 2970.0 | 817.8 | 215 | SEG17 | -2970.0 | 817.8 |
| 150 | SEG82 | 2880.0 | 817.8 | 216 | SEG16 | -3060.0 | 817.8 |
| 151 | SEG81 | 2790.0 | 817.8 | 217 | SEG15 | -3150.0 | 817.8 |
| 152 | SEG80 | 2700.0 | 817.8 | 218 | SEG14 | -3240.0 | 817.8 |
| 153 | SEG79 | 2610.0 | 817.8 | 219 | SEG13 | -3330.0 | 817.8 |
| 154 | SEG78 | 2520.0 | 817.8 | 220 | SEG12 | -3420.0 | 817.8 |
| 155 | SEG77 | 2430.0 | 817.8 | 221 | SEG 11 | -3510.0 | 817.8 |
| 156 | SEG76 | 2340.0 | 817.8 | 222 | SEG 10 | -3600.0 | 817.8 |
| 157 | SEG75 | 2250.0 | 817.8 | 223 | SEG9 | -3690.0 | 817.8 |
| 158 | SEG74 | 2160.0 | 817.8 | 224 | SEG8 | -3780.0 | 817.8 |
| 159 | SEG73 | 2070.0 | 817.8 | 225 | SEG7 | -3870.0 | 817.8 |
| 160 | SEG72 | 1980.0 | 817.8 | 226 | SEG6 | -3960.0 | 817.8 |
| 161 | SEG71 | 1890.0 | 817.8 | 227 | SEG5 | -4050.0 | 817.8 |
| 162 | SEG70 | 1800.0 | 817.8 | 228 | SEG4 | -4140.0 | 817.8 |
| 163 | SEG69 | 1710.0 | 817.8 | 229 | SEG3 | -4230.0 | 817.8 |
| 164 | SEG68 | 1620.0 | 817.8 | 230 | SEG2 | -4320.0 | 817.8 |
| 165 | SEG67 | 1530.0 | 817.8 | 231 | SEG1 | -4410.0 | 817.8 |
| 166 | SEG66 | 1440.0 | 817.8 | 232 | COM 26 | -4500.0 | 817.8 |
| 167 | SEG65 | 1350.0 | 817.8 | 233 | $\mathrm{COM}_{25}$ | -4590.0 | 817.8 |
| 168 | SEG64 | 1260.0 | 817.8 | 234 | COM24 | -4680.0 | 817.8 |
| 169 | SEG63 | 1170.0 | 817.8 | 235 | $\mathrm{COM}_{23}$ | -4770.0 | 817.8 |
| 170 | SEG62 | 1080.0 | 817.8 | 236 | $\mathrm{COM}_{22}$ | -4860.0 | 817.8 |
| 171 | SEG61 | 990.0 | 817.8 | 237 | COM21 | -4950.0 | 817.8 |
| 172 | SEG60 | 900.0 | 817.8 | 238 | $\mathrm{COM}_{20}$ | -5040.0 | 817.8 |
| 173 | SEG59 | 810.0 | 817.8 | 239 | $\mathrm{COM}_{19}$ | -5130.0 | 817.8 |
| 174 | SEG58 | 720.0 | 817.8 | 240 | COM18 | -5220.0 | 817.8 |
| 175 | SEG57 | 630.0 | 817.8 | 241 | COM 17 | -5310.0 | 817.8 |
| 176 | SEG56 | 540.0 | 817.8 | 242 | $\mathrm{COM}_{16}$ | -5400.0 | 817.8 |
| 177 | SEG55 | 450.0 | 817.8 | 243 | $\mathrm{COM}_{15}$ | -5490.0 | 817.8 |
| 178 | SEG54 | 360.0 | 817.8 | 244 | COM 14 | -5580.0 | 817.8 |
| 179 | SEG53 | 270.0 | 817.8 | 245 | $\mathrm{COM}_{13}$ | -5670.0 | 817.8 |
| 180 | SEG52 | 180.0 | 817.8 | 246 | $\mathrm{COM}_{12}$ | -5760.0 | 817.8 |
| 181 | SEG51 | 90.0 | 817.8 | 247 | $\mathrm{COM}_{11}$ | -5850.0 | 817.8 |
| 182 | SEG50 | 0.0 | 817.8 | 248 | Dummy | -5940.0 | 817.8 |
| 183 | SEG49 | -90.0 | 817.8 | 249 | Dummy | -6030.0 | 817.8 |
| 184 | SEG48 | -180.0 | 817.8 | 250 | Dummy | -6112.0 | 577.8 |
| 185 | SEG47 | -270.0 | 817.8 | 251 | Dummy | -6112.0 | 487.8 |
| 186 | SEG46 | -360.0 | 817.8 | 252 | COM 10 | -6112.0 | 397.8 |
| 187 | SEG45 | -450.0 | 817.8 | 253 | COM9 | -6112.0 | 307.8 |
| 188 | SEG44 | -540.0 | 817.8 | 254 | $\mathrm{COM}_{8}$ | -6112.0 | 217.8 |
| 189 | SEG43 | -630.0 | 817.8 | 255 | $\mathrm{COM}_{7}$ | -6112.0 | 127.8 |
| 190 | SEG42 | -720.0 | 817.8 | 256 | COM6 | -6112.0 | 37.8 |
| 191 | SEG41 | -810.0 | 817.8 | 257 | COM5 | -6112.0 | -52.2 |
| 192 | SEG40 | -900.0 | 817.8 | 258 | $\mathrm{COM}_{4}$ | -6112.0 | -142.2 |
| 193 | SEG39 | -990.0 | 817.8 | 259 | $\mathrm{COM}_{3}$ | -6112.0 | -232.2 |
| 194 | SEG38 | -1080.0 | 817.8 | 260 | $\mathrm{COM}_{2}$ | -6112.0 | -322.2 |
| 195 | SEG37 | -1170.0 | 817.8 | 261 | $\mathrm{COM}_{1}$ | -6112.0 | -412.2 |
| 196 | SEG36 | -1260.0 | 817.8 | 262 | PCOM | -6112.0 | -502.2 |
| 197 | SEG35 | -1350.0 | 817.8 | 263 | Dummy | -6112.0 | -592.2 |
| 198 | SEG34 | -1440.0 | 817.8 | 264 | Dummy | -6112.0 | -682.2 |

## 3. PIN DESCRIPTIONS

### 3.1 Power System Pins

| Pin Symbol | Pin Name | Pin No. | I/O | Function Description |
| :---: | :---: | :---: | :---: | :---: |
| VDD | Logic and booster power supply pin | $\begin{gathered} 22,23, \\ 48 \text { to } 50, \\ 73 \text { to } 75, \\ 82,96 \end{gathered}$ | - | Power supply pin for logic and booster circuit. |
| Vss | Logic and driver ground pin | 51 to 53 | - | Ground pin for logic and driver circuit. |
| VLCD | Driver power supply pin | 45 to 47 | - | Driver power supply pin. Output pin of internal booster circuit. Please connect with a $1 \mu \mathrm{~F}$ booster capacitor to ground. When not using the internal booster circuit, the driver power can be turned on directly. |
| VLC1 to VLC5 | Driver reference power supply | 25 to 27, 29 to 31 , 33 to 35 , 37 to 39 , 41 to 43 | - | Reference power supply pin for LCD drive. <br> When the internal bias is selected, be sure to leave it open. When display contrast is bad, connect a capacitor between these pins and ground. |
| VLcbs1 to <br> Vlcbs3 | Bias level select pin | $\begin{gathered} 4,5,7 \\ 8,10,11 \end{gathered}$ | - | When the internal bias is selected, Connecting these pins outside the IC, the bias level can be changed. |
| $\begin{aligned} & \mathrm{C}_{1}^{+}, \mathrm{C}_{1}^{-} \\ & \mathrm{C}_{2}{ }^{+}, \mathrm{C}_{2}^{-} \\ & \mathrm{C}_{3}{ }^{+}, \mathrm{C}_{3}^{-} \end{aligned}$ | Capacitor connection pins | 55 to 72 | - | Capacitor connection pins for booster circuit. When using internal booster circuit, connect a $1 \mu \mathrm{~F}$ capacitor between these pins. |

### 3.2 Logic System Pins (1/2)

| Pin Symbol | Pin Name | Pin No. | I/O | Function Description |
| :---: | :---: | :---: | :---: | :---: |
| WS | Word length select pin (Word Select) | 92 | 1 | This pin selects the word length. <br> At High level, it become an 8-bit parallel interface. <br> At Low level, when $D_{7}(N S)$ is High level, it become a serial interface. <br> When the word length is 4 bits, data is transferred in the upper-to-low sequence by mean of data busses $D_{0}$ to $D_{3}$. <br> The word length cannot be changed after power-on. |
| DAcha | D/A converter select pin | 78 | I | This pin selects whether to use the internal D/A converter for LCD driving voltage adjustment or not. <br> At High level, D/A converter is used. At Low level, unused. |
| STB | Strobe | 93 | I | This pin is select signal of device, strobe signal for data transfer. Data transfer is initialized at falling/rising edge of STB. <br> Data can be input/output at Low level either in parallel interface or serial interface mode. <br> When STB is High level, Enable/shift clock is bypassed. |
| E(SCK) | Enable(shift clock) | 94 | I | When using parallel interface mode, this pin becomes the data enable input. In reading-in, data is fetched into the interface buffer at rising edge. In reading-out, data is fetched from interface buffer at falling edge. <br> When using serial interface mode, this pin becomes the data shit clock. <br> In reading-in, data is fetched into the interface buffer at rising edge. <br> In reading-out, data is fetched from interface buffer at falling edge. |
| Do(DATA) | Data-bus(data) | 84 | I/O | When using parallel interface mode, this pin becomes the $\mathrm{D}_{0}$ bit of data-bus. <br> When using serial interface mode, this pin becomes the input/output pin of the command and display data (3 states). |
| $\mathrm{D}_{1}$ to $\mathrm{D}_{3}$ | Data-bus | 85 to 87 | I/O | When using parallel interface mode, these pin becomes the $D_{1}$ to $D_{3}$ bits of data-bus. When using serial interface mode, keep them H or L. |
| $\mathrm{D}_{4}$ to $\mathrm{D}_{6}$ | Data-bus | 88 to 90 | I/O | When using parallel interface mode, these pin become the $\mathrm{D}_{4}$ to $D_{6}$ bits of data-bus. When using serial interface mode, keep them H or L . |
| $\mathrm{D}_{7}$ (NS) | Data-bus(nibble select) | 91 | I/O | When word select (WS) is High level, this pin becomes the $\mathrm{D}_{7}$ bit of data-bus. <br> When word select (WS) is Low level, This pin becomes nibble select pin. At High level, selected 4-bit parallel interface. <br> At Low level, selected serial interface. |
| TESTout | TEST signal output | 97 | O | When to do test, this pin is output for test signal. When using in normal operation, this pin leave open. |
| /RESET | Reset | 95 | I | At Low level, the $\mu$ PD16680 is initialized. |

### 3.2 Logic System Pins (2/2)

| Pin Symbol | Pin Name | Pin No. | I/O | Function Description |
| :---: | :---: | :---: | :---: | :---: |
| AMPcha | Amp mode select pin | 79 | 1 | Select operational amplifier mode. At High level, "Level capacitor mode". At Low level, "LCD driving mode". |
| $\mathrm{V}_{\text {EXT }}$ | LCD reference supply switching | 77 | I | Select the method for supplying LCD power circuit. At High level, LCD driving voltage is supplied external circuit. At Low level, it is supplied internal circuit. |
| OSCout |  | 81 | O |  |
| OSC ${ }_{\text {bri }}$ | Blinking Clock | 83 | 1 | This pin is oscillation input for Blinking. To input 2 Hz external clock, when to use Blinking by external clock mode. When not to use this pin, keep it H or L . |

3.3 Driver System Pins

| Pin Symbol | Pin Name | Pin No. | I/O | Function Description |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { SEG } \mathrm{G}_{1} \text { o } \\ & \text { SEG }_{100} \end{aligned}$ | Segment | 132 to 231 | O | Segment output pins. |
| $\mathrm{COM}_{1}$ to COM51 | Common | $\begin{aligned} & 102 \text { to } 112, \\ & 117 \text { to } 130, \\ & 232 \text { to } 247, \\ & 252 \text { to } 261 \end{aligned}$ | O | Common output pins |
| PCOM | Pictographic common | 131, 262 | O | Common output pins for pictograph. (Same waveform output from these pins.) |
| AMPin(+) <br>  <br>  <br> AMPin(-) | Operational amplifier input | 19,20 16,17 | I | These pins are the input pins of operational amplifier for LCD driving voltage adjustment. <br> When using the internal D/A converter, leave AMPin(+) open. When not using the internal D/A converter, it is necessary to input the reference voltage. <br> AMPIN(-) is connected to the resister for LCD driving voltage adjustment. <br> See 4. LCD DRIVING VOLTAGE CONTROL CIRCUIT. |
| AMPout | Operational amplifier output | 13,14 | O | This is the input pin of operational amplifier for LCD driving voltage adjustment. Normally it is connected to the resister for LCD driving voltage adjustment. See 4. LCD DRIVING VOLTAGE CONTROL CIRCUIT. It recommends to connect to this pin a 0.1 to $1 \mu \mathrm{~F}$ capacitor to make the output of the internal operational amplifier be stable. |
| Dummy | Dummy pad | $1,2,3,9,12$, $15,18,21$, $24,28,32$, $33,40,44$, 54,76, 98 to 101, 113 to 116, 248 to 251, 263,264 | - | Dummy pins are not connected to the internal circuit. Leave open if they are not used. |

## 4. LCD DRIVING VOLTAGE CONTROL CIRCUIT



## 5. POWER CIRCUIT

The $\mu$ PD16680 incorporate the booster circuit is switchable between 3 and 4 folds. The boosting magnitude of internal booster circuit is selected by the capacitor connection.

The reference power circuit is switchable between internal driving circuit and external driving circuit. The method for supplying the reference circuit selected by $\mathrm{V}_{\text {Ext }}$ pin ( H : External, L : Internal ).

### 5.1 Booster circuit

Using Internal driving circuit, to connect condenser for boosting between $\mathrm{C}_{1}^{+}$and $\mathrm{C}_{1}^{-}, \mathrm{C}_{2}{ }^{+}$and $\mathrm{C}_{2}{ }^{-}, \mathrm{C}_{3}{ }^{+}$and $\mathrm{C}_{3}{ }^{-}$, to connect condenser between $V_{L C D}$ and $V_{D D}$ to be stable boosting voltage. And to set $\mathrm{V}_{\text {ExT }}$ pin to low level, internal booster circuit boost voltage between $V_{D D}$ and $V_{s s}$ to 3 or 4 folds.

The booster circuit is using clock made by internal oscillation circuit. It is necessary that oscillation to be operated. $\mathrm{C}_{1}^{+}, \mathrm{C}_{1}^{-}, \mathrm{C}_{2}{ }^{+}, \mathrm{C}_{2}^{-}, \mathrm{C}_{3}{ }^{+}, \mathrm{C}_{3}{ }^{-}, \mathrm{VDD}$ are pins for booster circuit. To use the wire that have low register value to connect these pins.

Figure 5-1 3x and 4x Booster Circuits


Remarks 1. When to use 3 -fold booster circuit, not to connect condenser between $\mathrm{C}_{3}{ }^{+}$and $\mathrm{C}_{2}{ }^{-}, \mathrm{C}_{1}{ }^{+}$and $\mathrm{C}_{1}{ }^{-}$, leave open $\mathrm{C}_{2}{ }^{+}$and $\mathrm{C}_{3}{ }^{-}$.
2. When to use external power supply circuit, booster circuit is not operating.

### 5.2 LCD driving circuit

### 5.2.1 To use internal driving circuit, not to use $\mathrm{D} / \mathrm{A}$ converter ( $\mathrm{V}_{\mathrm{EXT}}=\mathrm{L}$, $\mathrm{DA}_{\mathrm{CHA}}=\mathrm{L}$ )

When to internal driving circuit is chosen, boosted voltage be used for power of internal operational amplifier adjusting LCD driving voltage. To connect external resister $\mathrm{R}_{1}, \mathrm{R}_{2}$, and input reference voltage to $\mathrm{AMP}_{\operatorname{IN}(+)}$ pin. It is possible to adjust LCD driving voltage of $\mathrm{V}_{\mathrm{LC}}$. If using thermistor to adjust LCD driving voltage according to the temperature characteristic of LCD panel, we recommend connecting it with $\mathrm{R}_{2}$ in parallel.

The value of $\mathrm{V}_{\mathrm{LC} 1}$ can be computed by the following formula.

## Equation 5-1

$\mathrm{V}_{\mathrm{LC} 1}=\operatorname{AMPIN}^{(+)}=\left(1+\frac{\mathrm{R}^{\prime}{ }^{\prime}}{\mathrm{R}_{1}}\right) \mathrm{V}_{\text {REF }}$
Remark $R_{2}{ }^{\prime}=\frac{R_{2} \times R_{t h}}{R_{2}+R_{t h}}$

Figure 5-2 When not using Internal power supply select or D/A converter


### 5.2.2 To use internal driving circuit and $D / A$ converter ( $\mathrm{V}_{\mathrm{EXT}}=\mathrm{L}$, $\mathrm{DA}_{\mathrm{CH}}=\mathbf{H}$ )

To use D/A converter, it is possible to adjust reference voltage Vref inputted to AMPin(+) pin for LCD driving by command.
To set 6-bit data to D/A converter register, reference voltage $V_{\text {REF }}$ is choose one level from 64 level in $1 / 2 V_{D D}$ to $V_{D D}$. The formula of $\mathrm{V}_{\mathrm{LC} 1}$ is as same written in Equation 5-1.

Figure 5-3 Using internal power supply select and D/A converter


### 5.2.3 To use external driving circuit ( $\mathrm{V}_{\mathrm{EXT}}=\mathrm{H}$ )

When external voltage supply circuit for LCD driving is chosen, operational amplifier incorporated IC is off. Therefore, it is impossible to use operational amplifier for LCD driving and D/A converter function. LCD driving voltage is adjust by the voltage inputted to $\mathrm{V}_{\mathrm{LCD}}$ and $\mathrm{V}_{\mathrm{LC} 1}$ pins directly.

Remarks 1. Set $V_{L C D} \geq V_{L C 1}$.

3. Set AMPout pin "open".

### 5.3 REFERENCE VOLTAGE CIRCUIT

### 5.3.1 To use internal reference voltage circuit ( $\mathrm{V}_{\mathrm{EXT}}=\mathrm{L}$ )

When internal driving circuit is chosen, 6 levels for LCD reference voltage ( $\left.\mathrm{V}_{\mathrm{LC} 1}, \mathrm{~V}_{\mathrm{LC} 2}, \mathrm{~V}_{\mathrm{LC} 3}, \mathrm{~V}_{\mathrm{LC} 4}, \mathrm{~V}_{\mathrm{LC} 5}, \mathrm{~V}_{\mathrm{SS}}\right)$ is generate by internal breeder resister.

### 5.3.2 To use external driving circuit ( $\mathrm{V}_{\mathrm{EXT}}=\mathrm{H}$ )

When external driving circuit is chosen, operational amplifier incorporated IC is Off. It is necessary to input voltage to $\mathrm{V}_{\mathrm{LC} 1}, \mathrm{~V}_{\mathrm{LC} 2}, \mathrm{~V}_{\mathrm{LC} 3}, \mathrm{~V}_{\mathrm{LC} 4}$ and $\mathrm{V}_{\mathrm{LC} 5}$ directly.

Generally, These levels are made by external breeder resister. The display dignity of LCD declines when these resistance values are big, it is necessary to choose the resistance value which corresponds with the LCD panel.
There is an effect that improves display dignity when connecting a capacitor with each level pins and the ground. It is necessary to choose the condenser value which corresponds with the LCD panel.

Figure 5-3. Reference voltage circuit


### 5.4 Setting BIAS value

When internal driving circuit chosen, by connecting the interval of the pin $V_{\text {Lcbs1, }} \mathrm{V}_{\text {Lcbss2, }} \mathrm{V}_{\text {Lcbs3 }}$ outside the IC, the bias value can be set from the $1 / 6$ bias, the $1 / 7$ bias, the $1 / 8$ bias.

| Bias value | Pin connection |
| :---: | :---: |
| 1/8 bias | Vlcbs1, Vlcbs2, Vlcbs3 All open |
| 1/7 bias | To connect V ${ }_{\text {ccbs }}$ and $\mathrm{V}_{\text {Lcbs2, }}$ or $\mathrm{V}_{\text {Lcbs2 }}$ and $\mathrm{V}_{\text {Lcbs3 }}$ |
| 1/6 bias | To connect $\mathrm{V}_{\text {LCBS } 1}$ and $\mathrm{V}_{\text {LCBS3 }}$, $\mathrm{V}_{\text {LCBS } 2}$ is open. |

### 5.5 Voltage followers for level power supply

By the input of AMPсна pin, it controls voltage follower for the LCD drive level power supply.

- LCD driving mode ( $\mathrm{AMPCнA}=\mathrm{L}$ )

When this mode is chosen, The voltage follower maximizes electric current supply ability for LCD drive. It doesn't need to connect the external capacitor for the level stability.

- Level capacitor mode ( $\mathrm{AMPCнA}=\mathrm{H}$ ) When this mode is chosen, The voltage follower maximizes electric current supply ability for the external condenser charging. In this mode, it needs to connect the external capacitor ( 0.1 to $1.0 \mu \mathrm{~F}$ ) for the level stability.

Caution When using this mode without connecting capacitor, the display dignity will be bad.

### 5.6 Application circuit example

### 5.6.1 To use internal driving circuit, LCD driving mode

A) Boost 4folds (not to use D/A converter)

B) Boost 3 folds


Notes 1. When to use D/A converter, $\operatorname{AMPIN(+)}$ is open.
2. $\mathrm{C}_{2}{ }^{+}, \mathrm{C}_{3}^{-}$are open.

Remark $\mathrm{C} 1=\mathrm{C} 2=1.0 \mu \mathrm{~m}$

### 5.6.2 To use internal driving circuit, LCD driving mode

A) Boost 4folds(not to use D/A converter)
B) Boost 3 folds


Notes 1. When to use D/A converter, $\operatorname{AMPIN(+)}$ is open.
2. $\mathrm{C}_{2}{ }^{+}, \mathrm{C}_{3}^{-}$are open.

Remark $\mathrm{C} 1=\mathrm{C} 2=1.0 \mu \mathrm{~m}$
5.6.3 To use external driving circuit

To use $1 / 6$ bias


## 6. LCD DRIVING

The $\mu \mathrm{PD} 16680$ is able to choose duty $1 / 53$ duty or 140 duty.

### 6.1 1/53 duty driving

When $1 / 53$ duty is chosen, the $\mu$ PD16680 outputs a choice signal once at 1 frame from the dot part common outputs (COM1 to COM51), the pictograph part common outputs (PCOM).


### 6.2 1/40 duty driving

When $1 / 40$ duty is chosen, the $\mu$ PD16680 outputs a choice signal once at 1 frame from the dot part common outputs ( $\mathrm{COM}_{1}$ to $\mathrm{COM}_{19}$, $\mathrm{COM}_{27}$ to $\mathrm{COM}_{45}$ ), the pictograph part common outputs (PCOM ).


## 7. LCD DISPLAY

The $\mu$ PD16680 can display 100 by 51 dots (called full-dot display) LCD display and 100 pictographs.

Figure 7-1 LCD matrix


## 8. GROUP ADDRESSES

### 8.1 Dot display

The group addresses of dot display are assigned as follows.
To be chosen the address is increment, when X address goes to 0 CH , next address is 00 H . At this time, Y address goes to next address. When Y address goes to 33 H , next address is 00 H , too.


Remark Data of X address $=0 \mathrm{CH}: \mathrm{b} 7$ to b4 are data, b3 to b0 are don't care.
$\star \quad$ When $1 / 53$ duty and using $1 / 40$ duty are used, the RAM addresses and the common pins used are as follows.

| Duty | Use RAM <br> Y addresses | Don't use RAM <br> Y addresses | Use common pins | Don't use common <br> pins |
| :---: | :---: | :---: | :---: | :---: |
| $1 / 53$ duty | 00 H to 33 H | - | COM1 to COM51 | - |
| $1 / 40$ duty | 00 H to 12 H <br> 1 AH to $2 \mathrm{CH}^{\text {Note }}$ | 13 H to 19 H <br> 2 DH to 33 H | COM1 to COM19 <br> COM27 to COM45 | COM20 to COM26 <br> COM46 to COM51 |

Note If address incrementation is set when $1 / 40$ duty is used, the $X$ address value following 0 CH is 00 H . At the same time the Y address is incremented by 1 . The Y address value following 12 H is 1 AH , and the value following 2 CH is 00 H .

### 8.2 Pictograph

The group addresses of pictograph are assigned as follows.
To be chosen the address is increment, $X$ address goes to 0 CH , next address is 00 H .


Table 8-1 PCOM (Y address $=00 \mathrm{H}$ )

| X address | Segment output No. |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| 00H | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
| 01H | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 |
| 02H | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 |
| 03H | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 |
| 04H | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 |
| 05H | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 |
| 06H | 49 | 50 | 51 | 52 | 53 | 54 | 55 | 56 |
| 07H | 57 | 58 | 59 | 60 | 61 | 62 | 63 | 64 |
| 08H | 65 | 66 | 67 | 68 | 69 | 70 | 71 | 72 |
| 09H | 73 | 74 | 75 | 76 | 77 | 78 | 79 | 80 |
| OAH | 81 | 82 | 83 | 84 | 85 | 86 | 87 | 88 |
| OBH | 89 | 90 | 91 | 92 | 93 | 94 | 95 | 96 |
| OCH | 97 | 98 | 99 | 100 | X | X | X | X |

Remark Data of X address $=0 \mathrm{CH}: \mathrm{b} 7$ to b 4 are data, b 3 to b 0 are don't care.

### 8.3 Blink data

The group addresses of brink data are assigned as follows.
To be chosen the address is increment, when X address goes to 0 CH , next address is 00 H .


Table 8-2 PCOM (Y address = 00H)

| X address | Segment output No. |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| 00H | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 |
| 01H | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 |
| 02H | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 |
| 03H | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 |
| 04H | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 |
| 05H | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 |
| 06H | 49 | 50 | 51 | 52 | 53 | 54 | 55 | 56 |
| 07H | 57 | 58 | 59 | 60 | 61 | 62 | 63 | 64 |
| 08H | 65 | 66 | 67 | 68 | 69 | 70 | 71 | 72 |
| 09H | 73 | 74 | 75 | 76 | 77 | 78 | 79 | 80 |
| OAH | 81 | 82 | 83 | 84 | 85 | 86 | 87 | 88 |
| 0BH | 89 | 90 | 91 | 92 | 93 | 94 | 95 | 96 |
| OCH | 97 | 98 | 99 | 100 | X | X | X | X |

Remark Data of X address $=0 \mathrm{CH}: \mathrm{b} 7$ to b 4 are data, b 3 to b 0 are don't care.

## 9. COMMAND

### 9.1 Basic form



### 9.2 Command register

The command register's basic configuration is as follows.


Table 7-1 Command Table

| Command | Register |  |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| Reset | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 |  |
| Display ON/OFF | 0 | 0 | 0 | 0 | 1 | b2 | b1 | b0 |  |
| Standby | 0 | 0 | 0 | 1 | 0 | b2 | b1 | b0 |  |
| D/A converter setting | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 |  |
| Duty setting | 0 | 0 | 0 | 1 | 1 | b3 | b2 | b0 |  |
| Blink setting | 0 | 1 | 0 | 0 | 0 | b2 | b1 | b0 |  |
| Data R/W mode | 1 | 0 | 1 | 1 | 0 | b2 | b1 | b0 |  |
| Test mode | 1 | 0 | 1 | 1 | 1 | b2 | b1 | b0 |  |

### 9.2.1 Reset

The all IC's commands are initialized.
MSB

|  |  |  | LSB |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 |

### 9.2.2 Display ON/OFF

ON/OFF of the display is controlled.

```
MSB LSB
```



```
                000: LCD OFF (SEGn, COMn, PCOMn = Vss)
                001: LCD OFF (SEGn, COMn, PCOMn = non-serective output)
                111: LCD ON
```


### 9.2.3 Standby

The DC/DC converter is stopped, thus reducing the supply current. This display is placed in the OFF state (SEGn, $\mathrm{COMn}=\mathrm{V}$ ss).
Even at Standby, it is possible to write command and data.


Note SEG n, COM , $\mathrm{PCOM}=\mathrm{Vss}$

### 9.2.4 D/A converter setting

The internal $\mathrm{D} / \mathrm{A}$ converter is set. $\mathrm{D} / \mathrm{A}$ converter output voltage is controlled from $1 / 2 \mathrm{VDD}$ to VdD.


## Caution After resetting, it is set to $\mathbf{2 0 H}$.

### 9.2.5 Duty setting

The duty is set.

## MSB

LSB


Note If the duty cycle is $1 / 40$, leave open from $\mathrm{COM}_{39}$ to $\mathrm{COM}_{51}$.

### 9.2.6 Blink setting

The blinks of the pictograph of the address whose blink data is " 1 " are controlled.


Note This refers to the frequency of the external clock which is input from the OSCbri pin.

### 9.2.7 Data R/W mode

Data Read/Write (R/W), increment, address counter resetting, etc. are set in this mode.


Notes 1. When X address and Y address goes to last address, next address is 00 H .
2. The data read mode is canceled at STB's rising edge (Switched to data write mode).

Remark When using serial data transfer, it is necessary to write 8-bit data. No assurance is IC's operation when STB is rising during data transfer.

### 9.2.8 Test mode

The test mode is set. The test mode is for checking IC's operation, and no assurance is made for its regular use or continued operation.


## * 9.3 Address register

Selects the address type and specifies the address.


Caution If unspecified addresses have been set, operation is not assured.

## 10. RESETTING

When reset (command reset, hardware (terminal) reset), the contents of each register are as follows.

| Register name |  | Register contents |  |  |  |  |  | Status |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  | b6 | b5 | b4 | b3 | b2 | b1 |  |  |
| Display ON / OFF | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | LCD OFF (SEGn, COMn, PCOM = Vss) |
| Standby | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | Normal operation |
| Duty setting | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | $1 / 53$ duty |
| D/A converter setting | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | To set 20H |
| Blink setting | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | Blink halt |
| Data R/W mode | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | Data write, the address is incremented(+1) starting <br> from current address. |
| Test mode |  |  |  |  |  |  |  |  | formal operation |

## 11. COMMUNICATION FORMAT

11.1 serial
11.1.1 Reception 1 (Command/Data write : 1 byte)

11.1.2 Reception 2 (Command/Data write : 2 bytes or more)

11.1.3 Transmission (Command/Data read)


### 11.2 Parallel

11.2.1 8-bit parallel interface

11.2.2 4-bit parallel interface


## 12 CPU ACCESS EXAMPLE

### 12.1 Initialize and write data

| Item | STB | Command / Data |  |  |  |  |  |  |  | Explanation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |  |
| Start | H | x | x | x | x | x | x | x | x |  |
| Reset | L | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 |  |
|  | H | x | x | x | x | x | x | x | x |  |
| Duty setting | L | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1/53 duty |
|  | H | x | x | x | x | x | x | x | x |  |
| Address Register 1 | L | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | Dot address |
| Address Register 2 | L | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | X address $=00 \mathrm{H}$ |
| Address Register 3 | L | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Y address $=00 \mathrm{H}$ |
|  | H | x | x | x | x | x | x | x | x |  |
| Data R/W mode | L | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | Data write, <br> The address is incremented starting from the current one. |
| Dot display Data 1 | $\bar{L}$ | D | D | $\bar{D}$ | $\bar{D}$ | $\bar{D}$ | $\bar{D}$ | $\bar{D}$ | D | Dot data (63 bytes) |
| Dot display Data 663 | L | D | D | D | D | D | D | D | D |  |
|  | H | x | x | x | $x$ | x | x | x | x |  |
| Address Register 1 | L | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | Pictograph group address |
| Address Register 2 | L | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | X address $=00 \mathrm{H}$ |
| Address Register 3 | L | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Y address $=00 \mathrm{H}$ |
|  | H | x | $x$ | $x$ | x | x | x | x | x |  |
| Data R/W mode | L | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | Data write, <br> The address is incremented starting from the current one. |
| Pictograph Data 1 | L | D | $\bar{D}$ | D | D | D | D | D | D | Pictograph data (13 bytes) |
| Pictograph Data 13 | L | D | D | D | D | D | D | D | D |  |
|  | H | x | $x$ | $x$ | x | x | x | x | x |  |
| Display ON / OFF | L | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | LCD ON |
| End | H | x | $x$ | $x$ | x | x | x | x | x |  |

Remark $\mathrm{x}=$ Don't Care, $\mathrm{D}=$ data

### 12.2 Change display data and pictograph data (All data are changed)

| Item | STB | Command / Data |  |  |  |  |  |  |  | Explanation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |  |
| Start | H | x | x | x | x | x | x | x | x |  |
| Address Register 1 | L | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | Dot address |
| Address Register 2 | L | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | X address $=00 \mathrm{H}$ |
| Address Register 3 | L | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Y address $=00 \mathrm{H}$ |
|  | H | x | x | x | x | x | x | x | x |  |
| Data R/W mode | L | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | Data write, <br> The address is incremented starting from the current one. |
| Dot display Data 1 | L | $\mathrm{D}$ | $\mathrm{D}$ | $\mathrm{D}$ | $\mathrm{D}$ | $\mathrm{D}$ | $\mathrm{D}$ | $\bar{D}$ | D | Dot data (663 bytes) |
| Dot display Data 663 | L | D | D | D | D | D | D | D | D |  |
|  | H | x | X | x | X | x | x | x | x |  |
| Address Register 1 | L | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | Pictograph group address |
| Address Register 2 | L | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | X address $=00 \mathrm{H}$ |
| Address Register 3 | L | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Y address $=00 \mathrm{H}$ |
|  | H | x | X | x | X | X | x | X | x |  |
| Data R/W mode | L | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | Data write, <br> The address is incremented starting from the current one. |
| Pictograph Data 1 | L | D | D | D | D | D | D | D | D | Pictograph data (13 bytes) |
| Pictograph Data 13 | L | D | D | D | D | D | D | D | D |  |
| End | H | x | x | x | x | x | x | x | x |  |

Remark $\mathrm{x}=$ Don't Care, $\mathrm{D}=$ data

### 12.3 Read display data and pictograph data (All data are read)

| Item | STB | Command / Data |  |  |  |  |  |  |  | Explanation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |  |
| Start | H | X | X | x | x | x | X | x | x |  |
| Address Register 1 | L | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | Dot address |
| Address Register 2 | L | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | X address $=00 \mathrm{H}$ |
| Address Register 3 | L | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Y address $=00 \mathrm{H}$ |
|  | H | x | x | x | x | x | x | x | x |  |
| Data R/W mode | L | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | Data read, <br> The address is incremented starting from the current one. |
| Dot display Data 1 | L | $\mathrm{D}$ | $\mathrm{D}$ | $\mathrm{D}$ | $\mathrm{D}$ | $\mathrm{D}$ | $\mathrm{D}$ | $\mathrm{D}$ | $\mathrm{D}$ | Dot data (663 bytes) |
| Dot display Data 663 | L | D | D | D | D | D | D | D | D |  |
|  | H | x | x | x | x | x | x | x | x |  |
| Address Register 1 | L | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | Pictograph group address |
| Address Register 2 | L | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | X address $=00 \mathrm{H}$ |
| Address Register 3 | L | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Y address $=00 \mathrm{H}$ |
|  | H | X | x | X | x | X | X | X | x |  |
| Data R/W mode | L | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | Data read, <br> The address is incremented starting from the current one. |
| Pictograph Data 1 | L |  | D | D |  |  | D | D | D | Pictograph data (13 bytes) |
| Pictograph Data 13 | L | D | D | D | D | D | D | D | D |  |
| End | H | X | X | x | X | X | X | X | x |  |

Remark $\mathrm{x}=$ Don't Care, $\mathrm{D}=$ data

### 12.4 Blink data setting

| Item | STB | Command / Data |  |  |  |  |  |  |  | Explanation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |  |
| Start | H | x | x | $x$ | x | x | x | $x$ | x |  |
| Address Register 1 | L | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | Blink group address |
| Address Register 2 | L | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | X address $=00 \mathrm{H}$ |
| Address Register 3 | L | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Y address $=00 \mathrm{H}$ |
|  | H | x | $x$ | x | x | x | x | x | x |  |
| Data R/W mode | L | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | Data write, <br> The address is incremented starting from the current one. |
| Blink Data 1 | L | D | D | $\mathrm{D}$ | D | D | D | D | D | Blink data (13 bytes) |
| Blink Data 13 | L | D | D | D | D | D | D | D | D |  |
|  | H | x | x | x | x | x | x | x | x |  |
| Blink setting | L | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | Blink start, blink frequency = fBr/2 |
| End | H | x | x | x | x | x | x | x | x |  |

Remark $\mathrm{x}=$ Don't Care, $\mathrm{D}=$ data

## 13. ELECTRICAL SPECIFICATIONS

Absolute maximum ratings ( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$ )

| Parameter | Symbol | Ratings | Unit |
| :---: | :---: | :---: | :---: |
| Supply voltage (4-fold voltage mode) | VdD | -0.3 to +3.75 | V |
| Supply voltage (3-fold voltage mode) | VdD | -0.3 to +5.0 | V |
| Driver supply voltage | V LCD | -0.3 to $+15.0, V_{\text {dD }} \leq V_{\text {LCD }}$ | V |
| Driver reference supply input voltage | VLC1 to V LC5 | -0.3 to V $\mathrm{LCD}+0.3$ | V |
| Logic system input voltage | VIN1 | -0.3 to $\mathrm{VdD}+0.3$ | V |
| Logic system output voltage | Vout1 | -0.3 to $\mathrm{VdD}+0.3$ | V |
| Logic system input/output voltage | $\mathrm{V}_{101}$ | -0.3 to Vdd+0.3 | V |
| Driver system input voltage | VIN2 | -0.3 to V $\mathrm{Lcd}+0.3$ | V |
| Driver system output voltage | Vout2 | -0.3 to VLCD +0.3 | V |
| Operating temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | $\mathrm{T}_{\text {stg }}$ | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

Caution If the absolute maximum rating of even one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.

## Recommended operating range

| Parameter | Symbol | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage (4-fold voltage mode) | VDD | 2.4 |  | 3.0 | V |
| Supply voltage (3-fold voltage mode) | VdD | 2.4 |  | 4.0 | V |
| Driver supply voltage ${ }^{\text {Note }}$ | VLCD | 5.0 | 10 | 12 | V |
| Logic system input voltage | Vin | 0 |  | VDD | V |
| Driver system input voltage | V LC1 to V ${ }_{\text {LC5 }}$ | 0 |  | VLCD | V |

Note When to use external LCD driving, this parameter is recommended.

Remarks1. When to use external LCD driving, keep Vss < VLC5 < VLC4 < VLC3 < VLC2 < VLC1 $\leq$ VLCD
2. When power on or power off moment, keep VdD $\leq V_{L C D}$
3. When to use internal LCD driving circuit and not to use D/A converter, keep voltage inputted to AMPIN(+) pin to 1.0 V to $\mathrm{VDD}_{\mathrm{DD}}$.

Electrical characteristics (Unless otherwise specified, $\mathrm{T}_{A}=-40$ to $+85^{\circ} \mathrm{C}$, 4-fold voltage mode : $\mathrm{V}_{\mathrm{DD}}=2.7$ to 3.0 V or 3 -fold voltage mode : $\mathrm{V}_{\mathrm{DD}}=2.7$ to 4.0 V )

$$
\star
$$

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| High-level input voltage | $\mathrm{V}_{1}$ |  | 0.8 VDD |  |  | V |
| Low-level input voltage | VIL |  |  |  | 0.2 VdD | V |
| High-level input current | $\mathrm{l}_{1+1}$ | Except Do/DATA, $\mathrm{D}_{1}$ to $\mathrm{D}_{7}$ |  |  | 1 | $\mu \mathrm{A}$ |
| Low-level input current | IIL1 | Except Do/DATA, $\mathrm{D}_{1}$ to $\mathrm{D}_{7}$ |  |  | -1 | $\mu \mathrm{A}$ |
| High-level output voltage | Voн | lout $=-1.5 \mathrm{~mA}$, Except OSCout | V ${ }_{\text {do }}$-0.5 |  |  | V |
| Low-level output voltage | Vol | lout $=4 \mathrm{~mA}$, Except OSCout |  |  | 0.5 | V |
| High-level leakage current | ILoh | Do/DATA, $\mathrm{D}_{1}$ to $\mathrm{D}_{7}$ $\text { VIN/OUT }=\text { VDD }$ |  |  | 10 | $\mu \mathrm{A}$ |
| Low -level leakage current | ILOL | Do/DATA, $\mathrm{D}_{1}$ to $\mathrm{D}_{7}$ $\text { Viñout }=\mathrm{V}_{\text {SS }}$ |  |  | -10 | $\mu \mathrm{A}$ |
| Common output ON resistance | Rсом | $\begin{aligned} & \mathrm{V}_{\mathrm{LCn}} \rightarrow \mathrm{COM}, \mathrm{~V}_{\mathrm{LCD}} \geq 3 \mathrm{~V}_{\mathrm{DD}} \\ & \mathrm{IIOI}=50 \mu \mathrm{~A} \end{aligned}$ |  |  | 2 | k $\Omega$ |
| Segment output ON resistance | Rseg | $\begin{aligned} & V_{\text {LCn }} \rightarrow S E G_{n}, V_{\text {LCD }} \geq 3 \mathrm{~V}_{\mathrm{DD}} \\ & \mathrm{IIII}=50 \mu \mathrm{~A} \end{aligned}$ |  |  | 4 | k $\Omega$ |
| Driver voltage (Booster voltage) | V Lcd | 3-fold voltage mode | 2.7 VDD |  | 3.0 VdD | V |
|  |  | 4-fold voltage mode | 3.6 VDD |  | 4.0 VdD | V |
| Current consumption (VDD) Level condenser mode | IDD11 | fosc $=32 \mathrm{kHz}$, Display-off data output VDD $=3.0 \mathrm{~V}, 3$-fold voltage mode <br> Not to access to RAM. |  |  | 95 | $\mu \mathrm{A}$ |
|  |  | fosc $=32 \mathrm{kHz}$, Display-off data output <br> $V_{D D}=3.0 \mathrm{~V}, 4$-fold voltage mode <br> Not to access to RAM. |  |  | 125 | $\mu \mathrm{A}$ |
| Current consumption (VDD) LCD driving mode | lod12 | fosc $=32 \mathrm{kHz}$, Display-off data output <br> VDD $=3.0 \mathrm{~V}, 3$-fold voltage mode <br> Not to access to RAM. |  |  | 160 | $\mu \mathrm{A}$ |
|  |  | fosc $=32 \mathrm{kHz}$, Display-off data output <br> $V_{D D}=3.0 \mathrm{~V}, 4$-fold voltage mode <br> Not to access to RAM. |  |  | 250 | $\mu \mathrm{A}$ |
| Driver current consumption (Vdd, Standby) | IDD21 | V DD $=3.0 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |

Switching characteristics (Unless otherwise specified, $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V} D \mathrm{DD}=2.7$ to 3.3 V )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| Oscillation frequency | Fosc | Self-oscillation | 25 | 32 | 38 | kHz |
| Transfer delay time 1 | tPHL | SCK $\downarrow \rightarrow$ DATA $\downarrow$ |  |  | 100 | ns |
| Transfer delay time 2 | tPLH | SCK $\downarrow \rightarrow$ DATA $\uparrow$ |  |  | 300 | ns |

Remarks 1. The TYP. value is a reference value when $T_{A}=+25^{\circ} \mathrm{C}$.
2. The time for one frame is found from the following formula.

1 frame $=1 /$ fosc $\times 8 \times$ number of duties

## (Example)

fosc $=32 \mathrm{kHz}, 1 / 53$, then the result is :
1 frame $=33 \mu \mathrm{~s} \times 8 \times 53=13.25 \mathrm{~ms} \cong 75.5 \mathrm{~Hz}$

Required conditions for timing (Unless otherwise specified, $\mathrm{T}_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=2.7$ to 3.3 V )

1. Common

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clock frequency | fosc | OSCIn external clock | 20 | 32 | 50 | kHz |
| High-level clock pulse width | twhc1 | OSCIn external clock | 10 |  | 25 | $\mu \mathrm{s}$ |
| Low -level clock pulse width | twLC1 | OSCIn external clock | 10 |  | 25 | $\mu \mathrm{s}$ |
| High-level clock pulse width | twhcz | OSCbrı external clock | 400 |  |  | ns |
| Low -level clock pulse width | twLC2 | OSCBrı external clock | 400 |  |  | ns |
| Rise/Fall time | tr, t ${ }_{\text {f }}$ | OSCbrı external clock |  |  | 100 | ns |
| Reset pulse width | twre | /RESET pin | 50 |  |  | $\mu \mathrm{s}$ |

Remark The TYP. value is a reference value when $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.
2. Serial interface

| Parameter | Synbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Shift clock cycle | tcyk | SCK | 900 |  |  | ns |
| High-level shift clock pulse width | twhk | SCK | 295 |  |  | ns |
| Low-level shift clock pulse width | twLk | SCK | 295 |  |  | ns |
| Shift clock hold time | tHSTBK | STB $\downarrow \rightarrow$ SCK $\downarrow$ | 400 |  |  | ns |
| Data setup time | tos1 | DATA $\rightarrow$ SCK $\uparrow$ | 40 |  |  | ns |
| Data hold time | toh1 | SCK $\uparrow \rightarrow$ DATA | 40 |  |  | ns |
| STB hold time | thкstb | SCK $\uparrow \rightarrow$ STB $\uparrow$ | 400 |  |  | ns |
| STB pulse width | twstb |  | 210 |  |  | ns |
| Wait time ${ }^{\text {Note }}$ | twalt | 8th CLK $\uparrow \rightarrow 1$ st CLK $\downarrow$ | 100 |  |  | ns |

## Note See 11.1.3 Transmission (Command/Data read).

3. Parallel interface

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Enable cycle time | tcyce | $E \uparrow \rightarrow E \uparrow$ | 900 |  |  | ns |
| High-level enable pulse width | twhe | E | 295 |  |  | ns |
| Low-level enable pulse width | twLe | E | 295 |  |  | ns |
| STB pulse width | twstb |  | 210 |  |  | ns |
| STB hold time | tнкstb |  | 400 |  |  | ns |
| Enable hold time | thstbk |  | 400 |  |  | ns |
| Data setup time | tos2 | $\mathrm{D}_{0}$ to $\mathrm{D}_{7} \rightarrow \mathrm{E} \uparrow$ | 40 |  |  | ns |
| Data hold time | tDH2 | $\mathrm{D}_{0}$ to $\mathrm{D}_{7} \rightarrow \mathrm{E} \downarrow$ | 40 |  |  | ns |

## Switching characteristics waveforms

## AC measurement point



## AC characteristics waveform



## Serial interface (Input)



## Serial interface (Output)



## 4-bit parallel interface



## 8-bit parallel interface



## Reset <br> /RESET <br> 

[MEMO]

NEC
[MEMO]

## NOTES FOR CMOS DEVICES

## (1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:
Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

## (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:
No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

## (3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:
Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

- The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.
- NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.
- Descriptions of circuits, software, and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software, and information in the design of the customer's equipment shall be done under the full responsibility of the customer. NEC Corporation assumes no responsibility for any losses incurred by the customer or third parties arising from the use of these circuits, software, and information.
- While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.
- NEC devices are classified into the following three quality grades:
"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
Specific: Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.
The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

