MP7529B

5 V CMOS

Dual Buffered Multiplying 8-Bit Digital-to-Analog Converter



FEATURES

- Very Low Total Harmonic Distortion
- Low Glitch Energy
- Fast Settling Time
- Four Quadrant Multiplication
- On-Chip Latches for Both DACs
- 4.5 V to 5.5 V Operation
- Low Power Consumption
- TTL/5V CMOS Compatible
- Latch-Up Free
- 15 V Operation: MP7529A

BENEFITS

- Quiet Operation in Audio Applications
- Easy Interface to Microprocessors


GENERAL DESCRIPTION


The MP7529B is a dual 8-bit Digital-to-Analog Converter featuring excellent DAC to DAC matching, tracking and specifically optimized for applications requiring low total harmonic distortion. The MP7529B is manufactured using advanced thin film resistors on a double metal CMOS process. The MP7529B incorporates a unique bit decoding technique yielding lower glitch energy, higher speed and excellent accuracy over temperature and time.

Data is transferred to either of the two D/A Converter latches via a common 8-bit TTL/5 V CMOS compatible input port. The control input \overline{DAC} A/DAC B determines which D/A is to be loaded.

The device operates from a 4.5~V to 5.5~V power supply, and is TTL-compatible over this range. Power dissipation is only 10 mW. Both DACs offer excellent four quadrant multiplication characteristics, and include separate reference inputs and feedback resistors. An improved latch-up resistant design eliminates the need for external protective Schottky diodes in most applications.

SIMPLIFIED BLOCK AND TIMING DIAGRAM










ORDERING INFORMATION

Package Type	Temperature Range	Part No.	INL (LSB)	DNL (LSB)	Gain Error (LSB)
Plastic Dip	–40 to +85°C	MP7529BJN	<u>+</u> 1	<u>+</u> 1	<u>+</u> 5
Plastic Dip	-40 to +85°C	MP7529BKN	<u>+</u> 1/2	<u>+</u> 1	<u>+</u> 3
SOIC	–40 to +85°C	MP7529BJS	<u>+</u> 1	<u>+</u> 1	<u>+</u> 5
SOIC	–40 to +85°C	MP7529BKS	<u>+</u> 1/2	<u>+</u> 1	<u>+</u> 3
PLCC	–40 to +85°C	MP7529BJP	<u>+</u> 1	<u>+</u> 1	<u>+</u> 5
PLCC	–40 to +85°C	MP7529BKP	<u>+</u> 1/2	<u>+</u> 1	<u>+</u> 3



PIN OUT DEFINITIONS

PIN NO.	NAME	DESCRIPTION
1	AGND	Analog Ground
2	I _{OUTA}	Current Output of DAC A
3	R _{FBA}	Internal Feedback Resistor of DAC A
4	V_{REFA}	Reference Input Voltage of DAC A
5	DGND	Digital Ground
6	DACA/ DACB	DAC selection control
7	DB7	Data Input Bit 7 (MSB)
8	DB6	Data Input Bit 6
9	DB5	Data Input Bit 5
10	DB4	Data Input Bit 4

PIN NO.	NAME	DESCRIPTION
11	DB3	Data Input Bit 3
12	DB2	Data Input Bit 2
13	DB1	Data Input Bit 1
14	DB0	Data Input Bit 0 (LSB)
15	CS	Chip Select (Active Low)
16	WR	Write Enable (Active Low)
17	V_{DD}	Power Supply
18	V_{REFB}	Reference Input Voltage of DAC B
19	R _{FBB}	Internal Feedback Resistor of DAC B
20	I _{OUTB}	Current Output of DAC B

Rev. 2.00





ELECTRICAL CHARACTERISTICS

(V_{DD} = 4.5 V to 5.5 V, Nominal V_{DD} = 5 V, V_{REF} = 10 V unless otherwise noted)

Parameter	Symbol	Min	25°C Typ	Max	Tmin to	Tmax Max	Units	Test Conditions/Comments
STATIC PERFORMANCE ¹								
Resolution (All Grades)	N	8			8		Bits	
Integral Non-Linearity (Relative Accuracy) J K	INL			<u>+</u> 1 +1/2		<u>+</u> 1 <u>+</u> 1/2	LSB	End Point Linearity Spec.
Differential Non-Linearity J K	DNL			<u>+</u> 1 <u>+</u> 1		<u>+</u> 1 <u>+</u> 1	LSB	All grades monotonic over full temperature range.
Gain Error J K	GE			<u>+</u> 4 <u>+</u> 2		<u>+</u> 5 <u>+</u> 3	LSB	Using Internal R _{FB}
Gain Temperature Coefficient ²	TC _{GE}			<u>+</u> 15		<u>+</u> 15	ppm/°C	ΔGain/ΔTemperature
Power Supply Rejection Ratio	PSRR			<u>+</u> 100		<u>+</u> 200	ppm/%	$ \Delta Gain/\Delta V_{DD} $, $\Delta V_{DD} = \pm 5\%$ $V_{DD} = 4.75 \text{ V}, \pm 5\%, \& 5.25 \text{ V} \pm 5\%$
Output Leakage Current	I _{LKG}			<u>+</u> 50		<u>+</u> 200	nA	
DYNAMIC PERFORMANCE ²								
Harmonic Distortion Digital Crosstalk AC Feedthrough VREFA to IOUTA VREFB to IOUTB Channel-to-Channel Isolation VREFA to IOUTB VREFB to IOUTA Glitch Energy Current Settling Time Propagation Delay	THD Q F _T F _{TA} F _{TB} CCIBA CCIBB Egl t _S t _{PD}		-95 30 -70 -70 -77 -77 10 200 100			-65 -65 250 150	dB nVs dB dB dB dB dB rVs ns	$V_{IN} = 6V_{RMS} \ @ \ 1 \ KHz$ All zeros to all ones Input Change. To 1/2 LSB, R _L =100 Ω , C _{EXT} =13pF From 50% of digital input to 90% of final analog output current R _L =100 Ω , C _{EXT} =13pF
REFERENCE INPUT								
Input Resistance Input Resistance Matching	R _{IN}	8		15 <u>+</u> 1	8	15 <u>+</u> 1	kΩ %	
DIGITAL INPUTS ³								
Logical "1" Voltage Logical "0" Voltage Input Leakage Current Input Capacitance ² Data Control	VIH V _{IL} I _{LKG} C _{IN} C _{IN}	2.4		0.8 <u>+</u> 1 10 15	2.4	0.8 <u>+</u> 10 10 15	V V μΑ pF pF	





ELECTRICAL CHARACTERISTICS (CONT'D)

Parameter	Symbol	Min	25°C Typ	Max	Tmin to Min	Tmax Max	Units	Test Conditions/Comments
ANALOG OUTPUTS ²								
Output Capacitance								
	C _{OUTA/B}			120		120	pF	DAC inputs all 1's
	C _{OUTA/B}			50		50	pF	DAC inputs all 0's
POWER SUPPLY								
Supply Current	I _{DD}			1		1	mA	All digital inputs = 0 V or 5 V
				2		2	mA	All digital inputs = V_{IL} or V_{IH}
TIMING SPECIFICATIONS ⁴								
Chip Select to Write Set-Up Time	t _{CS}	60			80		ns	
Chip Select to Write Hold Time	t _{CH}	15			20		ns	
DAC Select to Write Set-Up Time	t _{AS}	60			80		ns	
DAC Select to Write Hold Time	t _{AH}	15			20		ns	
Data Valid to Write Set-Up Time	t _{DS}	60			80		ns	
Data Valid to Write Hold Time	t _{DH}	0			0		ns	
Write Pulse Width ⁵	t _{WR}	60			80		ns	

NOTES:

- ¹ Full Scale Range (FSR) is 10V for unipolar mode.
- Guaranteed but not production tested.
- Digital input levels should not go below GND or exceed the positive supply voltage, otherwise damage may occur.
- See timing diagram.
- $t_{WR} = 40$ ns minimum if $t_{DH} > 15$ ns (@T = 25°C)

Specifications are subject to change without notice

ABSOLUTE MAXIMUM RATINGS (TA = +25°C unless otherwise noted)^{1, 2, 3}

V _{DD} to GND 0 to +7 V AGND to DGND <u>+</u> 1 V	V _{RFBA} , V _{RFBB} to GND
(Functionality Guaranteed ± 0.5 V) Digital Input Voltage to GND GND -0.5 to V _{DD} +0.5 V	Lead Temperature (Soldering, 10 seconds) +300°C Package Power Dissipation Rating to 75°C
I_{OUTA}, I_{OUTB} to GND GND -0.5 to V_{DD} +0.5 V V_{REFA}, V_{REFB} to GND	PDIP, SOIC, PLCC

NOTES:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Any input pin which can see a value outside the absolute maximum ratings should be protected by Schottky diode clamps (HP5082-2835) from input pin to the supplies. *All inputs have protection diodes* which will protect the device from short transients outside the supplies of less than 100mA for less than 100μs.

3 GND refers to AGND and DGND.

TOM




DIGITAL INTERFACE

The digital inputs are designed to be both TTL and 5 V CMOS compatible. All logic inputs are static protected MOS gates with typical input currents of less than 10nA.

The control input DAC A/DAC B selects which DAC can accept data from the input port. Inputs \overline{CS} and \overline{WR} control the operating mode of the selected DAC (*Table 1*.). When \overline{CS} and \overline{WR}

are both low the selected DAC is in the write mode. The input data latches of the selected DAC are transparent and its analog output responds to activity on DB0-DB7 (Write mode). The selected DAC latch retains the data which was present on DB0-DB7 just prior to $\overline{\text{CS}}$ or $\overline{\text{WR}}$ assuming a high state. Both analog outputs remain at the values corresponding to the data in their respective latches (Hold mode).



AC A/ AC B	CS	WR	DAC A	DAC B
L H X X	L L H X	L X H	WRITE HOLD HOLD HOLD	HOLD WRITE HOLD HOLD

L = Low State H = High State X = Don't Care


NOTE:

1. Timing measured from (V $_{IH}$ + V $_{IL}$) /2

Figure 1. Write Cycle Timing Diagram

Table 1. DAC's Mode Selection

MICROPROCESSOR INTERFACE




- *Analog circuitry has been omitted for clarity
- **A = Decoded 7529B DAC A Address
- ***A + 1 = Decoded 752B9 DAC B Address

Figure 2. MP7529B Dual DAC to 6800 CPU Interface

NOTE:

8085 instruction shId (store H & L direct) can update both DACS with data from H and L registers




- *Analog circuitry has been omitted for clarity
- **A = Decoded 7529B DAC A Address
- ***A + 1 = Decoded 7529B DAC B Address

Figure 3. MP7529B Dual DAC to 8085 CPU Interface





PERFORMANCE CHARACTERISTICS




Graph 1. Relative Accuracy vs. Digital Code

APPLICATION NOTES
Refer to Section 8 for Applications Information






20 LEAD SMALL OUTLINE (300 MIL JEDEC SOIC) S20




	INC	CHES	MILLIN	METERS
SYMBOL	MIN	MAX	MIN	MAX
А	0.097	0.104	2.464	2.642
A ₁	0.0050	0.0115	0.127	0.292
В	0.014	0.019	0.356	0.483
С	0.0091	0.0125	0.231	0.318
D	0.500	0.510	12.70	12.95
Е	0.292	0.299	7.42	7.59
е	0.0	50 BSC	1.2	7 BSC
Н	0.400	0.410	10.16	10.41
h	0.010	0.016	0.254	0.406
L	0.016	0.035	0.406	0.889
α	0°	8°	0°	8°



20 LEAD PLASTIC LEADED CHIP CARRIER (PLCC) P20






	INC	CHES	MILLII	METERS
SYMBOL	MIN	MAX	MIN	MAX
А	0.165	0.180	4.19	4.57
A ₁	0.100	0.110	2.54	2.79
A ₂	0.148	0.156	3.76	3.96
В	0.013	0.021	0.330	0.533
С	0.008	0.012	0.203	0.305
D	0.385	0.395	9.78	10.03
D ₁ (1)	0.350	0.354	8.89	8.99
D ₂	0.290	0.330	7.37	8.38
D_3	0.2	00 Ref	5.0	8 Ref.
e ₁	0.0	50 BSC	1.2	7 BSC

 $\begin{array}{ccc} \text{Note:} & \text{(1)} & \text{Dimension D}_1 \text{ does not include mold protrusion.} \\ & \text{Allowed mold protrusion is 0.254 mm/0.010 in.} \end{array}$





20 LEAD PLASTIC DUAL-IN-LINE (300 MIL PDIP) N20



	INC	HES	MILLIN	IETERS
SYMBOL	MIN	MAX	MIN	MAX
Α		0.200		5.08
A ₁	0.015	_	0.38	_
В	0.014	0.023	0.356	0.584
B ₁ (1)	0.038	0.065	0.965	1.65
С	0.008	0.015	0.203	0.381
D	0.945	1.060	24.0	26.92
E	0.295	0.325	7.49	8.26
E ₁	0.220	0.310	5.59	7.87
е	0.10	00 BSC	2.5	4 BSC
L	0.115	0.150	2.92	3.81
α	0°	15°	0°	15°
Q ₁	0.055	0.070	1.40	1.78
S	0.040	0.080	1.02	2.03

Note: (1) The minimum limit for dimensions B1 may be 0.023" (0.58 mm) for all four corner leads only.





Notes





Notes





NOTICE

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contains here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright EXAR Corporation Datasheet April 1995

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.

Rev. 2.00

