1045 Mission Court. Fremont, CA 94539 USA

TEL: 1-510-683-3300 FAX: 1-510-683-3301

8th. Fl., No. 533 Chung-cheng Rd., Hsin-tien Taipei, Taiwan, R.O.C.

Taipei, Taiwan, R.O.C. **TEL**: 886-2-218-5452 **FAX**: 886-2-218-5453

VT8225 Clock Generator

Date: July 5, 1994

Features

- * Generates essential clock signals for the motherboard
- * 4V to 7V operating supply range
- * Supports 80286, 80386 and 80486 based designs
- * Wide range of selectable output frequencies
- * < 2ns skew between CPU and 2X CPU clock outputs
- * Single low cost crystal (14.318Mhz) used as reference frequency
- * Smooth transition on frequency switching
- * 50% duty cycle
- * Power down mode for low power consumption
- * TTL or CMOS compatible outputs with 12mA drive capability
- * Low, short and long term jitter
- * 14 pin DIP and 14 pin SOIC (300 mil body) package options

Description

The VT8225 is a universal clock generator for motherboard design. The product at a glimpse:

- 1. Generates all kinds of required clocks for CPU and bus operation from 6 Mhz to 80 Mhz.
- 2. Eliminates at least two oscillators, which are oscillators for CPU and 14.318MHz oscillator.
- 3. Simplifies inventory: VT8225 covers required main clock for the motherboard design.
- 4. Provides a reliable clock for the PLL design.
- 5. Is pin-to-pin compatible to oscillator.

VT8225 Signal Description

Symbol	Pin No.	Type	Functions			
X1	2	I	These pins form an on-chip reference oscillator when connected to			
			terminals of an external parallel resonant crystal (norminally			
X2	3	I/O	14.318Mhz). X1 may also serve as input for an externally			
			generated reference signal.			
S0	4	I	Frequency select inputs. These inputs control the MCLK frequency			
S1	5	I	selection. All these inputs have internal pull-ups. Table 1 below			
S2	10	I	shows the output frequency selection conditions.			
S3	9	I				
MCLK	8	O	Master clock output. Programmable output frequencies can			
			be selected using So-S3.			
RESET#	11	O	Chip reset, negative true.			
			Tri-state input pin. When high, all outputs are tri-stated. When low			
TS	1	I	outputs are enabled. This pin has an internal pull-down.			
OSC	13	O	14.31818 Mhz output. Buffered output of on-chip reference			
			oscillaor or externally provided reference.			
			This is the phase detector output for the clock generator. It is			
PD	6	O	single-ended, tri-state output for use as loop error signal. A 0.1uF			
			capacitor to ground should be connected from this pin to form the			
			loop filter.			
VSS	7	Ground	Digital Negative power supply.			
AVSS	12	Ground	Analog Negative power supply.			
VDD	14	Power	Positive power supply.			

MCLK FREQUENCY SELECTION							
INPUTS			MCLK OUTPUT				
S2	S1	S0	S3=1 (Bank 1)	S3=0 (Bank 0)			
0	0	0	8 Mhz	16 Mhz			
0	0	1	20 Mhz	40 Mhz			
0	1	0	25 Mhz	50 Mhz			
0	1	1	40 Mhz	80 Mhz			
1	0	0	33.3 Mhz	66.6 Mhz			
1	0	1	50 Mhz	100 Mhz			
1	1	0	4 Mhz	8 Mhz			
1	1	1	2 Mhz	4 Mhz			

Table 1 clock frequency selection

Note: The smooth transition of frequency change is only allowed within the same selection bank.




Figure 1: Connection Diagram for Plastic Dip or SOIC Package

MAXIMUM RATINGS

Voltage relative to VSS:....-0.3V TO 7V

Voltage relative to VDD:.....0.3V

Storage temperature:-65°C to 150°C Ambient temperature:-55°C to +125°C

Recommended Operating Range:4V - 7V

This device contains circuitry to protect the inputs against damage due to high static voltages or electric field; however, precautions should be taken to avoid application of any voltage higher than the maximum rated voltages to this circuit. For proper operation, Vin and Vout should be constrained to the range:

$$V_{SS} < (Vin or Vout) < V_{DD}$$

Unused inputs must always be tied to an appropriate logic voltage level (either V_{SS} or V_{DD}).

ELECTRICAL CHARACTERISTICS							
Characteristic	Symbol	Min	Тур	Max	Units		
Input Low Voltage	V_{II}	-	-	0.8	Vdc		
Input High Voltage	V _{IH}	2.0	-	-	Vdc		
Input Low Current	I_{IL}	-	-	5	μΑ		
With Pull-up or Pull-down				<u>+</u> 50			
Input High Current	I _{IH}	-	-	5	μΑ		
With Pull-up or Pull-down				<u>+</u> 50			
Output Low Voltage	V _{OL}	-	-	0.4	Vdc		
$I_{OL} = 12mA$	32						
Output High Voltage	V_{OH}	2.4	-	-	Vdc		
$I_{OH} = 12mA$							
Tri-State Leakage Current	I_{OZ}	-	-	10	μΑ		
Static Supply Current	I _{DD}	-	-	10	μΑ		
Dynamic Supply Current	I _{CC}	-	-	35	mA		
Short Circuit Current	I _{SC}	25		-	mA		
$VDD = 5V \pm 10\%$, $TA = -40^{\circ}C$ to $+85^{\circ}C$, $CL = 50pF$							

SWITCHING CHARACTERISTICS								
Characteristics	Symbol	Min	Тур	Max	Units			
Output Rise(0.8v-2.0v) and Fall Time (2.0v-0.8v)	ttlh, tthl	-		2	ns			
Output Enable TS to All Output	tZ			35	ns			
Duty Cycle All Output	dТ	40	48/52	60	%			
Jitte, One Sigma	tJ1S		<u>+</u> 0.5	<u>+</u> 2	%			
Jitter, Absolute	tABS		<u>+</u> 3	<u>+</u> 5	%			
Frequency Transition Time	tFT			20	ms			
Power Up Time	tPU		15	40	ms			
Input Rise and Fall Times OSCIN	tTLH,tTHL VDD = 5V	- 100/ TA	3 - 400C to	1	us L = 50mE			