



# **DQ8051XP**

# Revolutionary Quad-Pipelined Ultra High Performance 8-bit Microcontroller ver 6.00

#### OVERVIEW

DQ8051XP is a **ultra high performance**, **speed optimized** soft core of a single-chip 8-bit embedded controller dedicated for operation with **fast** (typically on-chip) and **slow** (off-chip) **memories**. The core has been designed with a special concern about **performance to power consumption** ratio. This ratio is extended by an advanced power management unit **PMU**.

DQ8051XP soft core is 100% binary-compatible with the industry standard 8051 8-bit microcontroller. DQ8051 has build-in configurable DoCD-JTAG on chip debugger supporting Keil  $\mu$ Vision development platform and standalone DoCD debug software. Dhrystone 2.1 benchmark program runs from 19.69 to 26.62 times faster than the original 80C51 at the same frequency. This performance can also be exploited to great advantage in low power applications where the core can be clocked over ten times more slowly than the original implementation for no performance penalty.

DQ8051XP is **fully customizable**, which means it is delivered in the exact configuration to meet users' requirements. There is no need to pay extra for not used features and wasted silicon. It includes **fully automated testbench** with **complete set of tests** allowing easy package validation at each stage of SoC design flow.

# CPU FEATURES

- 100% software compatible with industry standard 8051
- Quad-Pipelined architecture enables to execute 26.62 times faster than the original 80C51 at the same frequency
- Up to 25.053 VAX MIPS at 100 MHz
- 24 times faster multiplication
- 12 times faster addition
- 2 Data Pointers (DPTR) for faster memory blocks copying
- Advanced INC & DEC modes
- Auto-switch of current DPTR
- Up to 256 bytes of internal (on-chip) Data Memory - IDM
- Up to 64K bytes of Program Memory
- Up to 16M bytes of external (off-chip) Data Memory - XDM
- Synchronous interface for up to 64K bytes of (onchip) fast external Data Memory - (SXDM)
- User programmable Program Memory Wait States solution for wide range of memories speed
- User programmable External Data Memory Wait States solution for wide range of memories speed
- De-multiplexed Address/Data bus to allow easy connection to memory



Copyright© 1999-2011 DCD - Digital Core Design. All Rights Reserved




- Interface for additional Special Function Registers
- Fully synthesizable, static synchronous design with no internal tri-states
- Scan test ready

#### PERFORMANCE

One of the most important performance parameter is real application speed improvement comparing to well known 80C51 architecture. The Dhrystone Benchmark Version 2.1 was used to measure 80C51 and DQ8051XP core performance. The following table gives a survey about the DQ8051XP performance in terms of Dhrystone VAX MIPS per 1 MHz and its improvement comparing to 80C51.

Device	DMIPS/MHz	Ratio
80C51	0,00941	1,00
DQ8051	0,18527	19,69
DQ8051+DPTRs	0,22369	23,77
DQ8051+DPTRs+SXDM	0,23650	25,13
DQ8051+DPTRs+SXDM+MDU32	0,25053	26,62

Core performance in terms of DMIPS per MHz



The following tables give a survey about the DQ8051XP core area in ASICs Devices (CPU features and peripherals have been included):

Device	Speed	Min area	F <sub>max</sub>
0,35 um	typical	21600 gates	70 MHz
0.25 um	typical	20800 gates	120 MHz
0.18 um	typical	19600 gates	170 MHz
0.13 um	typical	20100 gates	250 MHz
0.09 um	typical	18900 gates	430 MHz

DQ8051 core area and performance in ASIC devices. Results given for working system with two DPTRs and connected 256B IDM, 8kB CODE and 2kB SXDM memories.

Area utilized by the each unit of DQ8051XP core in vendor specific technologies is summarized in table below.

Component	Area [Gates]
CPU*	7250
DPTR1 register	400
DPTR0 decrement	50
DPTR1 decrement	50
DPTR's auto-switch and auto-update	150
SXDM	75
Timed Access protection	50
Interrupt Controller	150
INT2-INT6	250
Power Management Unit	75
I/O ports	200
Timers	700
Timer 2	700
UARTO	800
UART1	800
Master I2C Unit	1200
Slave I2C Unit	650
SPI Unit	800
Compare Capture Unit	1000
Watchdog Timer	650
Multiply Divide Unit 32	2900
Total area	18900

Core components area utilization

#### PERIPHERALS

- DoCD™ debug unit
- Processor execution control
  - o Run, Halt
  - Step into instruction
  - Skip instruction
- Read-write all processor contents
  - Program Counter (PC)



Copyright© 1999-2011 DCD – Digital Core Design. All Rights Reserved

<sup>\*</sup>CPU – consisted of ALU, Opcode Decoder, Control Unit, User SFRs interface, IDM interface, XDM interface and Code Memory interface.





- Program Memory
- Internal (direct) Data Memory
- Special Function Registers (SFRs)
- External Data Memory
- Code execution breakpoints
  - two real-time PC breakpoint
  - o unlimited number of real-time OPCODE breakpoints
- o Hardware execution watch-points at
  - o Internal (direct) Data Memory
  - Special Function Registers (SFRs)
  - External Data Memory
- Hardware watch-points activated at a certain
  - address by any write into memory
  - address by any read from memory
  - address by write into memory a required data
  - o address by read from memory a required data
- Automatic adjustment of debug data transfer speed rate between HAD and Silicon
- JTAG Communication interface
- Power Management Unit
- Power management mode
- Switchback feature
- Stop mode
- Extended Interrupt Controller
- o 2 priority levels
- Up to 7 external interrupt sources
- Up to 8 interrupt sources from peripherals
- Four 8-bit I/O Ports
- o Bit addressable data direction for each line
- o Read/write of single line and 8-bit group
- Three 16-bit timer/counters
- Timers clocked by internal source
- Auto reload 8/16-bit timers
- Externally gated event counters
- Two full-duplex serial ports
- Synchronous mode, fixed baud rate
- o 8-bit asynchronous mode, fixed baud rate
- o 9-bit asynchronous mode, fixed baud rate
- o 9-bit asynchronous mode, variable baud rate
- I2C bus controller Master
- o 7-bit and 10-bit addressing modes
- o NORMAL, FAST, HIGH speeds
- Multi-master systems supported
- Clock arbitration and synchronization
- User defined timings on I2C lines
- Wide range of system clock frequencies

- Interrupt generation
- I2C bus controller Slave
- o NORMAL speed 100 kbs
- FAST speed 400 kbs
- o HIGH speed 3400 kbs
- Wide range of system clock frequencies
- User defined data setup time on I2C lines
- Interrupt generation
- SPI Master and Slave Serial Peripheral Interface
- Supports speeds up ¼ of system clock
  - Mode fault error
  - Write collision error
- Four transfer formats supported
- System errors detection
- Allows operation from a wide range of system clock frequencies (build-in 5-bit timer)
- Interrupt generation
- Programmable Watchdog Timer
- 16-bit Compare/Capture Unit
  - Events capturing
  - Pulses generation
- Digital signals generation
- Gated timers
- Sophisticated comparator
- Pulse width modulation
- Pulse width measuring
- Fixed-Point arithmetic coprocessor
- Multiplication 16bit \* 16bit
- Multiplication 32bit \* 32bit
- o Division 32bit / 32bit
- o Division 16bit / 16bit
- Floating-Point arithmetic coprocessor IEEE-754 standard single precision
  - FADD, FSUB addition, subtraction
  - o FMUL, FDIV- multiplication, division
  - FSQRT- square root
  - FUCOM compare
  - o FCHS change sign
  - o FABS absolute value
- Floating-Point math coprocessor IEEE-754 standard single precision real, word and short integers
- o FADD, FSUB- addition, subtraction
- o FMUL, FDIV- multiplication, division
- FSQRT- square root



Copyright© 1999-2011 DCD - Digital Core Design. All Rights Reserved





- FUCOM- compare
- FCHS change sign
- FABS absolute value
- o FSIN, FCOS- sine, cosine
- o FTAN, FATAN- tangent, arcs tangent
- And more peripherals

# CONFIGURATION

The following parameters of the DQ8051XP core can be easy adjusted to requirements of dedicated application and technology. Configuration of the core can be prepared by effortless changing appropriate constants in package file. There is no need to change any parts of the code.

<ul> <li>Second Data Pointer (DPTR1)</li> </ul>	•	Second Data Pointer (DPTR:	1)
---	---	----------------------------	----

- used
- unused
- DPTR0 decrement
- used
- unused
- DPTR1 decrement
- used
- unused
- Data Pointers auto-switch
- usedunused
- Data Pointers auto-update
- used

- unused
- Interrupts

- subroutines location
- Timing access protection
- used
- unused
- Power Management Mode
- usedunused
- Stop mode
- used
- 3top mode
- unused
- Peripherals

- Cripiterals
- used
- Synchronous XDM
- unused
- size
- DoCD™ debug unit
- usedunused

Besides mentioned above parameters all available peripherals and external interrupts can be excluded from the core by changing appropriate constants in package file.

## **DELIVERABLES**

- Source code:
  - VHDL Source Code or/and
  - VERILOG Source Code or/and
  - FPGA netlist
- VHDL & VERILOG test bench environment
  - Active-HDL automatic simulation macros
  - ModelSim automatic simulation macros
  - Tests with reference responses
- Technical documentation
  - Installation notes
  - HDL core specification
  - Datasheet
- Synthesis scripts
- Example application
- Technical support
  - IP Core implementation support
  - 3 months maintenance
    - Delivery the IP Core updates, minor and major versions changes
    - Delivery the documentation updates
    - Phone & email support

#### LICENSING

Comprehensible and clearly defined licensing methods without royalty per chip fees make using of IP Core easy and simply.

<u>Single Site</u> license option is dedicated for small and middle sized companies making its business in one place.

<u>Multi Sites</u> license option is dedicated for corporate customers making its business in several places. Licensed product can be used in selected branches of corporate.

In all cases number of IP Core instantiations within a project, and number of manufactured chips are unlimited. The license is royalty per chip free. There is no time of use restrictions.

There are two formats of delivered IP Core

- VHDL, Verilog RTL synthesizable source code called HDL Source
- FPGA EDIF/NGO/NGD/QXP/VQM called Netlist







#### **DESIGN FEATURES**

#### ♦ PROGRAM MEMORY:

The DQ8051XP soft core is dedicated for operation with Internal or External Program Memory. Program Memory can be implemented as ROM, RAM or FLASH.

#### **♦ INTERNAL DATA MEMORY:**

The DQ8051XP can address Internal Data Memory of up to 256 bytes The Internal Data Memory can be implemented as synchronous RAM.

#### ♦ EXTERNAL DATA MEMORY:

The DQ8051XP soft core can address up to 16 MB of External Data Memory. Extra DPX (*Data Pointer eXtended*) register is used for segments swapping.

#### SYNCHRONOUS XDM:

The DQ8051XP soft core can address up to 64 kB of fast on-chip Synchronous External Data Memory. All reads and writes are executed in one clock cycle.


#### USER SPECIAL FUNCTION REGISTERS:

Up to 60 External (user) Special Function Registers (ESFRs) may be added to the DQ8051XP design. ESFRs are memory mapped into Direct Memory between addresses 0x80 and 0xFF in the same manner as core SFRs and may occupy any address that is not occupied by a core SFR.

#### WAIT STATES SUPPORT:

The DQ8051XP soft core is dedicated for operation with wide range of Program and Data memories. Slow Program and External Data memory may assert a memory Wait signal to hold up CPU activity.


#### SYMBOL







# **BLOCK DIAGRAM**



# PINS DESCRIPTION

PIN	TYPE	DESCRIPTION
clk	input	Global clock
reset	input	Global reset
port0i	input	Port 0 input
port1i	input	Port 1 input
port2i	input	Port 2 input
port3i	input	Port 3 input
prgdatai	input	Data bus from program memory
prgrdy	input	Program memory ready
sxdmdatai	in more	Data bus from synchronous external
sxumuatai	input	data memory (SXDM)
xdatai	input	Data bus from external memories
xdatardy	input	External data memory ready
idmdatai	input	Data bus from internal data memory
sfrdatai	input	Data bus from user SFR's
int0	input	External interrupt 0
int1	input	External interrupt 1
int2	input	External interrupt 2
int3	input	External interrupt 3
int4	input	External interrupt 4
int5	input	External interrupt 5
int6	input	External interrupt 6
t0	input	Timer 0 input
t1	input	Timer 1 input
t2	input	Timer 2 input
gate0	input	Timer 0 gate input
gate1	input	Timer 1 gate input
t2ex	input	Timer 2 gate input
capture0	input	Timer 2 capture 0 line
capture1	input	Timer 2 capture 1 line
capture2	input	Timer 2 capture 2 line
capture3	input	Timer 2 capture 3 line
rxdi0	input	Serial receiver input 0
rxdi1	input	Serial receiver input 1
scli	input	Master/Slave I2C clock line input
sdai	input	Master/Slave I2C data input
ss	input	SPI slave select
si	input	SPI slave input
mi	input	SPI master input
scki	input	SPI clock input
tdi	input	DoCD™ TAP data input
tck	input	DoCD™ TAP clock input
tms	input	DoCD™ TAP mode select input



Copyright© 1999-2011 DCD – Digital Core Design. All Rights Reserved

All trademarks mentioned in this document are trademarks of their respective owners.



PIN	TYPE	DESCRIPTION
rsto	output	Reset output
port0o	output	Port 0 output
port1o	output	Port 1 output
port2o	output	Port 2 output
port3o	output	Port 3 output
prgaddr	output	Internal program memory address bus
prgdatao	output	Data bus for internal program memory
prgdataz	output	Turn prgdata bus into 'Z' state
prgwr	output	Program memory write
prgrd	output	Program memory read
sxdmaddr	output	Synchronous XDATA memory address bus
sxdmdatao	output	Data bus for Synchronous XDATA
		memory
sxdmoe	output	Synchronous XDATA memory read
sxdmwe	output	Synchronous XDATA memory write
xaddress	output	Address bus for external data memory
xdatao	output	Data bus for external data memory
xdataz	output	Turn xdata bus into 'Z' state
xdatard	output	External data memory read
xdatawr	output	External data memory write
idmraddr	output	IDM read address bus
idmwaddr	output	IDM write address bus
idmdatao	output	Data bus for internal data memory
idmoe	output	Internal data memory output enable
idmwe	output	Internal data memory write enable
sfrraddr	output	Read address bus for user SFR's
sfrwaddr	output	Write address bus for user SFR's
sfrdatao	output	Data bus for user SFR's
sfroe	output	User SFR's read enable
sfrwe	output	User SFR's write enable
tdo	output	DoCD™ TAP data output
rtck	output	DoCD™ return clock line
debugacs	output	DoCD™ accessing data
coderun	output	CPU is executing an instruction
pmm	output	Power management mode indicator
stop	output	Stop mode indicator
rxd0o	output	Serial receiver output 0
rxd1o	output	Serial receiver output 1
txd0	output	Serial transmitter output 0
txd1	output	Serial transmitter output 1
sclo	output	Master/Slave I2C clock output
sclhs	output	High speed Master I2C clock line
sdao	output	Master/Slave I2C data output

PIN	TYPE	DESCRIPTION
sso	output	SPI slave select lines
so	output	SPI slave output
mo	output	SPI master output
scko	output	SPI clock output
scken	output	SPI clock line tri-state buffer control
soen	output	SPI slave output enable

#### UNITS SUMMARY

**ALU** – Arithmetic Logic Unit performs the arithmetic and logic operations during execution of an instruction. It contains accumulator (ACC), Program Status Word (PSW), (B) registers and related logic such as arithmetic unit, logic unit, multiplier and divider.

**Opcode Decoder** – Performs an instruction opcode decoding and the control functions for all other blocks.

**Control Unit** – Performs the core synchronization and data flow control. This module is directly connected to Opcode Decoder and manages execution of all microcontroller tasks.

Program Memory Interface — Contains Program Counter (PC) and related logic. It performs the instructions code fetching. Program Memory can be also written. This feature allows usage of a small boot loader loading new program into RAM, EPROM or FLASH EEPROM storage via UART, SPI, I2C or DoCD™ module. Program fetch cycle length can be programmed by user. This feature is called Program Memory Wait States, and allows core to work with different speed program memories.

External Data Memory Interface - Contains memory access related registers such as Data Page High (DPH), Data Page Low (DPL) and Data Pointer extended (DPX) registers. It performs the External Data Memory addressing and data transfers. Memory read and write cycle length can be programmed by user. It allows core to work with different speed ram memories.

Synchronous eXternal Data Memory (SXDM) Interface – contains XDATA memory access related logic allowing fast access to synchronous memory devices. It performs the external Data Memory addressing and data transfers. This memory can be



Copyright© 1999-2011 DCD – Digital Core Design. All Rights Reserved





used to store large variables frequently accessed by CPU, improving overall performance of application.

**Internal Data Memory Interface** – Internal Data Memory interface controls access into the internal 256 bytes memory. It contains 8-bit Stack Pointer (SP) register and related logic.

**User SFRs Interface** – Special Function Registers interface controls access to the special registers. It contains standard and used defined registers and related logic. User defined external devices can be quickly accessed (read, written, modified) using all direct addressing mode instructions.

Interrupt Controller – Interrupt control module is responsible for the interrupt manage system for the external and internal interrupt sources. It contains interrupt related registers such as Interrupt Enable (IE), Interrupt Priority (IP), Extended Interrupt Enable (EIE), Extended Interrupt priority (EIP) and (TCON) registers.

I/O Ports – Block contains 8051's general purpose I/O ports. Each of port's pin can be read/write as a single bit or as an 8-bit bus called P0, P1, P2, and P3.

**Power Management Unit** – Block contains advanced power saving mechanisms with switchback feature, allowing external clock control logic to stop clocking (Stop mode) or run core in lower clock frequency (Power Management Mode) to significantly reduce power consumption. Switchback feature allows UARTs, and interrupts to be processed in full speed mode if enabled. It is very desired when microcontroller is planned to use in portable and power critical applications.

**DoCD™ Debug Unit** — it's a real-time hardware debugger provides debugging capability of a whole SoC system. In contrast to other on-chip debuggers DoCD™ provides non-intrusive debugging of running application. It can halt, run, step into or skip an instruction, read/write any contents of microcontroller including all registers, internal, external, program memories, all SFRs including user defined peripherals. Hardware breakpoints can be set and controlled on program memory, internal and external data memories, as well as on SFRs. Hardware breakpoint is executed if any write/read oc-

curred at particular address with certain data pattern or without pattern. Two additional pins CODERUN, DEBUGACS indicate the sate of the debugger and CPU. CODERUN is active when CPU is executing an instruction. DEBUGACS pin is active when any access is performed by DoCD™ debugger. The DoCD™ system includes JTAG interface and complete set of tools to communicate and work with core in real time debugging. It is built as scalable unit and some features can be turned off to save silicon and reduce power consumption. A special care on power consumption has been taken, and when debugger is not used it is automatically switched in power save mode. Finally whole debugger is turned off when debug option is no longer used.

Floating Point Unit – Block contains floating point arithmetic IEEE-754 compliant instructions (C *float*, *int*, *long int* types supported). It is used to execute single precision floating point operations such as: addition, subtraction, multiplication, division, square root, comparison absolute value of number and change of sign. Basing on specialized CORDIC algorithm a full set of trigonometric operations are also allowed: sine, cosine, tangent, arctangent. It also has built-in integer to floating point and vice versa conversion instructions. FPU supports single precision real numbers, 16-bit and 32-bit signed integers. This unit has included standard software interface allows easy usage and interfacing with user C/ASM written programs.

MDU32 Multiply Divide Unit – It's a fixed point fast 16-bit and 32-bit multiplication and division unit. It supports unsigned and 2's complement signed integer operands. The MDU32 is controlled by dedicated direct memory access module (called DMA). All arguments and result registers are automatically read and written back by internal DMA. This unit has included standard software interface allows easy usage and interfacing with user C/ASM written programs. This module is replacement of older MDU.

Timers – System timers' module. Contains two 16 bits configurable timers: Timer 0 (TH0, TL0), Timer 1 (TH1, TL1) and Timers Mode (TMOD) registers. In the timer mode, timer registers are incremented every 12 CLK periods when appropriate timer is enabled. In the counter mode the timer registers







are incremented every falling transition on their corresponding input pins (T0, T1), if gates are opened (GATE0, GATE1). T0, T1 input pins are sampled every CLK period. It can be used as clock source for UARTs.

Timer 2 – Second system timer module contains one 16-bit configurable timer: Timer 2 (TH2, TL2), capture registers (RLDH, RLDL) and Timer 2 Mode (T2MOD) register. It can work as a 16-bit timer / counter, 16-bit auto-reload timer / counter. It also supports compare capture unit if it's presented in system. It can be used as clock source for UARTO.

Compare Capture Unit – The compare / capture / reload unit is one of the most powerful peripheral units of the core. It can be used for all kinds of digital signal generation and event capturing such as pulse generation, pulse width modulation, measurements etc.

**Watchdog Timer** – The watchdog timer is a 27-bit counter which is incremented every system clock periods (CLK pin). It performs system protection against software upsets.

**UARTO** – Universal Asynchronous Receiver & Transmitter module is full duplex, meaning it can transmit and receive concurrently. Includes Serial Configuration register (SCON), serial receiver and transmitter buffer (SBUF) registers. Its receiver is double-buffered, meaning it can commence reception of a second byte before a previously received byte has been read from the receive register. Writing to SBUFO loads the transmit register, and reading SBUFO reads a physically separate receive register. It works in 3 asynchronous and 1 synchronous modes. UARTO can be synchronized by Timer 1 or Timer 2.

**UART1** – Universal Asynchronous Receiver & Transmitter module is full duplex, meaning it can transmit and receive concurrently. Includes Serial Configuration register (SCON1), serial receiver and transmitter buffer (SBUF1) registers. Its receiver is double-buffered, meaning it can commence reception of a second byte before a previously received byte has been read from the receive register. Writing to SBUF1 loads the transmit register, and reading SBUF1 reads a physically separate receive register. It works in 3 asynchronous and 1 synchronous modes. UART1 is synchronized by Timer 1.

Master I2C Unit — I2C bus controller is a Master module. The core incorporates all features required by I2C specification. It supports both 7-bit and 10-bit addressing modes on the I2C bus. It works as a master transmitter and receiver. It can be programmed to operate with arbitration and clock synchronization to allow it operates in multimaster systems. Built-in timer allows operation from a wide range of the input frequencies. The timer allows achieving any non-standard clock frequency. The I2C controller supports all transmission modes: Standard, Fast and High Speed up to 3400 kbps.

Slave 12C Unit – 12C bus controller is a Slave module. The core incorporates all features required by 12C specification. It works as a slave transmitter/receiver depending on working mode determined by a master device. The 12C controller supports all transmission modes: Standard, Fast and High Speed up to 3400 kbs.

**SPI Unit** – it's a fully configurable master/slave Serial Peripheral Interface, which allows user to configure polarity and phase of serial clock signal SCK. It allows the microcontroller to communicate with serial peripheral devices. It is also capable of interprocessor communications in a multi-master system. A serial clock line (SCK) synchronizes shifting and sampling of the information on the two independent serial data lines. SPI data are simultaneously transmitted and received. SPI system is flexible enough to interface directly with numerous standard product peripherals from several manufacturers. Data rates as high as CLK/4. Clock control logic allows a selection of clock polarity and a choice of two fundamentally different clocking protocols to accommodate most available synchronous serial peripheral devices. When the SPI is configured as a master, software selects one of four different bit rates for the serial clock. SPI automatically drives slave select outputs SSO[7:0], and address SPI slave device to exchange serially shifted data. Error-detection logic is included to support interprocessor communications. A writecollision detector indicates when an attempt is made to write data to the serial shift register while a transfer is in progress. A multiple-master modefault detector automatically disables SPI output







drivers if more than one SPI devices simultaneously attempts to become bus master.







The main features of each DQ8051 family member have been summarized in table below. It gives a briefly member characterization helping user to select the most suitable IP Core for its application. User can specify its own peripheral set (including listed below and the others) and requests the core modifications.

	ed grade	_	ram N 'y spa			Memory space	Memory space	/ Program	ent Unit								a)						
Design	Architecture speed	on-chip RAM	on-chip ROM	off-chip	Stack space size	Internal Data Me	External Data Me	External Data / Memory Wait States		Interface for additional SFRs	Interrupt sources	Interrupt levels	Data Pointers	Timer/Counters	UART	I\O Ports	Compare/Capture	Watchdog	Master I <sup>2</sup> C Bus Controller	Slave I <sup>2</sup> C Bus Controller	SPI	Fixed Point Coprocessor	Floating Point Coprocessor
DQ8051CPU	25.1	64k	64k	64k	256	256	16M	✓	✓	✓	2	2	2	-	-	-	-	-	-	-	-	-	-
DQ8051	25.1	64k	64k	64k	256	256	16M	✓	<b>√</b>	✓	5	2	2	2	1	4		- ,	- ,	- ,			- ,
DQ8051XP	<b>26.6</b>	64k	64k	64k	256	256	16M	$\checkmark$	$\checkmark$	$\checkmark$	15	2	2	3	2	4	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$

DQ8051 family of Pipelined High Performance Microcontroller Cores

# CONTACTS

For any modification or special request contact to DCD.

# **Headquarters:**

Wroclawska 94

41-902 Bytom, POLAND

e-mail: info@dcd.pl

tel. : +48 32 282 82 66 fax : +48 32 282 74 37

**Distributors:** 

Please check http://www.dcd.pl/apartn.php

