# **CMOS INTEGRATED DTMF RECEIVER- 3 VOLT VERSION**

### **Features**

- 2.7 to 3.6 volt operating range
- · Full DTMF receiver
- Less than 18mW power consumption
- Industrial temperature range
- Uses quartz crystal or ceramic resonators
- Adjustable acquisition and release times
- 18-pin DIP, 20-pin QSOP, 18-pin SOIC, 20-pin PLCC, 20-pin TSSOP
- CM88L70
  - Power down mode
  - Inhibit mode
  - Buffered oscillator output (OSC 3) to drive other devices


### **Applications**

- PCMCIA
- Portable TAD
- Mobile radio
- · Remote control
- Remote data entry
- Call limiting
- Telephone answering systems
- · Paging systems

### **Product Description**

The CMD CM88L70/70C provides full DTMF receiver capability by integrating both the bandsplit filter and digital decoder functions into a single 18-pin DIP, SOIC, or 20-pin PLCC, TSSOP, or QSOP package. The CM88L70/70C is manufactured using state-of-the-art CMOS process technology for low power consumption (35mW, max.) and precise data handling. The filter section uses a switched capacitor technique for both high and low group filters and dial tone rejection. The CM88L70/70C decoder uses digital counting techniques for the detection and decoding of all 16 DTMF tone pairs into a 4-bit code. This DTMF receiver minimizes external component count by providing an on-chip differential input amplifier, clock generator, and a latched three-state interface bus. The on-chip clock generator requires only a low cost TV crystal or ceramic resonator as an external component.

### **Block Diagram**





**Absolute Maximum Ratings: (Note 1)** 

ABSOLUTE MAXIMUM RATINGS						
Parameter	Symbol	Value				
Power Supply Voltage (V <sub>DD</sub> -V <sub>SS</sub> )	V <sub>DD</sub>	6.0V Max				
Voltage on any Pin	V <sub>t</sub>	V <sub>SS</sub> -0.3V Min, V <sub>DD</sub> +0.3V Max				
Current on any Pin	l <sub>t</sub>	10mA Max				
Storage Temperature	T <sub>S</sub>	-65°C to +150°C				

This device contains input protection against damage due to high static voltages or electric fields; however, precautions should be taken to avoid application of voltages higher than the maximum rating.

### Notes:

1. Exceeding these ratings may cause permanent damage, functional operation under these conditions is not implied.

**DC Characteristics:** All voltages referenced to  $V_{SS}$ ,  $V_{DD} = 3.0V + 20\% / -10\%$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$  unless otherwise noted.

DC CHARACTERISTICS								
Parameter		Symbol	Min	Тур	Max	Units	Test Conditions	
Operating Supply Voltag	е	$V_{DD}$	2.7	3.0	3.6	V	V	
Operating Supply Curren	ıt	I <sub>DD</sub>		3.0	5.0	mA		
Standby Supply Current		I <sub>DDS</sub>		5.0	10	μА	PD=V <sub>DD</sub>	
Low Level Input Voltage		V <sub>IL</sub>			1.0	V	V <sub>DD</sub> =3.0V	
High Level Input Voltage	<u>)</u>	V <sub>IH</sub>	2.0			V	V <sub>DD</sub> =3.0V	
Input Leakage Current		$I_{\rm IH}/I_{\rm IL}$		0.1		μА	V <sub>IN</sub> =V <sub>SS</sub> or V <sub>DD</sub> (Note #11)	
Pull Up (Source) Current on TOE		I <sub>SQ</sub>	-12	-2.0		μА	TOE=0V	
Pull down (sink) Current PD		I <sub>PD</sub>		1.0	45	μА	PD=3.0V	
Pull down (sink) Current	INH	I <sub>INH</sub>		1.0	45	μА	INH=3.0V	
Input Impedance, (IN+,	IN-)	R <sub>IN</sub>		10		ΜΩ	@ 1KHz	
Steering Threshold Volta	ge	V <sub>Tst</sub>		1.5		V		
Low Level Output Voltage		VaL		0.1	0.4	V	I <sub>OL</sub> =1.0mA	
High Level Output Voltage		V <sub>OH</sub>	2.4	2.6		V	$I_{OH} = -400 \mu A$	
Output High (Source) Current		l <sub>OH</sub>	1.0			mA	V <sub>OUT</sub> =2.5V @ V <sub>DD</sub> =2.7V	
Output Voltage	\/	$V_{REF}$		1.5		V	No Load	
Output Resistance	$V_{REF}$	R <sub>OR</sub>		10		ΚΩ		

**Operating Characteristics:** All voltages referenced to  $V_{SS}$ ,  $V_{DD} = 3.0V + 20\% / -10\%$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$  unless otherwise noted. **Gain Setting Amplifier** 

OPERATING CHARACTERISTICS							
Parameter	Symbol	Min	Тур	Max	Units	Test Conditions	
Input Leakage Current	I <sub>IN</sub>		100		nA	$V_{SS} < V_{IN} < V_{DD}$	
Input Resistance	R <sub>IN</sub>		10		ΜΩ		
Input Offset Voltage	V <sub>OS</sub>		15	25	mV		
Power Supply Rejection	PSRR	50	60		dB	1KHz (Note 12)	
Common Mode Rejection	CMRR	40	60		dB	$-3.0V < V_{IN} < 3.0V$	
DC Open Loop Voltage Gain	A <sub>VOL</sub>	32	65		dB		
Open Loop Unity Gain Bandwidth	fc	0.3	1.0		MHz		
Output Voltage Swing	Vo		2.2		Vp-p	$R_L \ge 100 K\Omega$ to $V_{SS}$	
Tolerable Capacitive Load (GS)	C			100	рF		
Tolerable Resistive Load (GS)	$R_L$				ΚΩ		
Common Mode Range	Vcm	5.0	1.5		Vp-p	No Load	


**AC Characteristics:** All voltages referenced to  $V_{SS}$ ,  $V_{DD}$ =3.0V + 20% / -10%,  $T_A$ =-40°C to +85°C,  $f_{CLK}$ =3.579545 MHz using test circuit (Fig. 1) unless otherwise noted.

AC CHARACTERISTICS							
Parameter		Symbol	Min	Тур	Max	Unit	Notes
Valid Input Signal Le	evels		-36		-6.4	dBm	1 2 2 4 5 0
(each tone of compo	site signal)		12.3		370	mV <sub>RIVS</sub>	1,2,3,4,5,8
Positive Twist Accept					6	dB	
Negative Twist Accep	ot				6	dB	
Freq. Deviation Acce	pt Limit				1.5%±2 Hz	Nom.	2,3,5,8,10
Freq. Deviation Rejec	t Limit		±3.5%			Nom.	2,3,5
Third Tone Tolerance				-16		dB	2,3,4,5,8,9,13,14
Noise Tolerance				-12		dB	2,3,4,5,6,8,9
Dial Tone Tolerance				+22		dB	2,3,4,5,7,8,9
Tone Present Detection	on Time	$t_DP$	5	8	14	mS	Refer to
Tone Absent Detection	on Time	t <sub>DA</sub>	0.5	3	8.5	mS	Timing Diagram
Min. Tone Duration A	Accept	t <sub>REC</sub>			40	mS	(User Adjustable)
Max. Tone Duration	Reject	t <sub>REC</sub>	20			mS	Times shown are
Min. Interdigit Pause	Accept	t <sub>ID</sub>			40	mS	obtained with
Max Interdigit Pause	Reject	$t_{DO}$	20			mS	circuit in Fig. 1)
Propagation Delay (S	St to Q)	$t_{PQ}$		13		μS	
Propagation Delay (St to StD)		$t_{PS}t_{D}$		8		μS	TOE=V <sub>DD</sub>
Output Data Set Up (Q to StD)		$t_{QS}t_{D}$		3.4		μS	
Propagation Delay	Enable	t <sub>PTE</sub>		200		nS	$R_L=10K\Omega$
(TOE to Q)	Disable	t <sub>PTD</sub>		500		nS	C <sub>L</sub> =50pF
Crystal/Clock Frequency		$f_{al}$	3.5759	3.5795	3.5831	MHz	
Clock Output (OSC 2)	Capacitive Load	C <sub>LO</sub>			30	pF	

#### Notes:

- dBm = decibels above or below a reference power of 1 mW into a 600 ohm load.
- 2. Digit sequence consists of all 16 DTMF tones.
- 3. Tone duration = 40mS. Tone pause = 40 mS.
- 4. Nominal DTMF frequencies are used.
- 5. Both tones in the composite signal have an equal amplitude.
- 6. Bandwidth limited (0 to 3 KHz) Gaussian Noise.
- 7. The precise dial tone frequencies are  $(350 \text{ Hz and } 440 \text{ Hz}) \pm 2\%$ .
- 8. For an error rate of better than 1 in 10,000

- 9. Referenced to lowest level frequency component in DTMF signal.
- 10. Minimum signal acceptance level is measured with specified maximum frequency deviation.
- 11. Input pins defined as IN+, IN-, and TOE.
- 12. External voltage source used to bias V<sub>REF</sub>.
- 13. This parameter also applies to a third tone injected onto the power supply.
- 14. Referenced to Figure 1. Input DTMF tone level at -28 dBm.



### **Explanation of Events**

- A) Tone bursts detected, tone duration invalid, outputs not updated.
- Tone #n detected, tone duration valid, tone decoded and latched in outputs.
- End of tone #n detected, tone absent duration valid, outputs remain latched until next valid tone.

shifts Q1-Q4 to its high impedance state. Maximum DTMF signal duration not

- Outputs switched to high impedance state.
- Tone #n + 1 detected, tone duration valid, tone decoded and latched in outputs (currently high impedance).
- Acceptable dropout of tone #n + 1, tone absent duration F) invalid, outputs remain latched.
- G) End of tone #n + 1 detected, tone absent duration valid, outputs remain latched until next valid tone.

### **Explanation of Symbols**

 $V_{\text{\tiny IN}}$ DTMF composite input signal. Minimum DTMF signal duration required  $\mathsf{t}_{\mathsf{REC}}$ for valid recognition. ESt Early Steering Output. Indicates detection of valid tone frequencies.  $t_{\text{ID}}$ Minimum time between valid DTMF signals. Steering input/guard time output. Drives St/GT Maximum allowable drop-out during valid  $t_{DO}$ external RC timing circuit. DTMF signal. 4-bit decoded tone output. Time to detect the presence of valid 01-04  $t_{DP}$ DTMF signals. Delayed Steering Output. Indicates that StD Time to detect the absence of valid valid frequencies have been present/absent  $t_{DA}$ for the required guard time, thus constituting DTMF signals. a valid signal. Guard time, tone present.  $t_{GTP}$ Guard time, tone absent. TOE Tone Output Enable (input). A low level

© 1999 CMD Corp. All rights reserved.

detected as valid.

 $t_{REC}$ 

 $t_{GTA}$ 

### **Functional Description**

The CMD CM88L70/70C DTMF Integrated Receiver provides the design engineer with not only low power consumption, but high performance in a small 18-pin DIP, SOIC, or 20-pin PLCC, TSSOP, or QSOP package configuration. The CM88L70/70C's internal architecture consists of a bandsplit filter section which separates the high and low tones of the received pair, followed by a digital decode (counting) section which verifies both the frequency and duration of the received tones before passing the resultant 4-bit code to the output bus.

#### **Filter Section**

Separation of the low-group and high-group tones is achieved by applying the dual-tone signal to the inputs of two 9<sup>th</sup>-order switched capacitor bandpass filters. The bandwidths of these filters correspond to the bands enclosing the low-group and high-group tones (See Figure 3). The filter section also incorporates notches at 350 Hz and 440 Hz which provides excellent dial tone rejection. Each filter output is followed by a single order switched capacitor section which smooths the signals prior to limiting. Signal limiting is performed by high-gain comparators. These comparators are provided with a hysteresis to prevent detection of unwanted low-level signals and noise. The outputs of the comparators provide full-rail logic swings at the frequencies of the incoming tones.

#### **Decoder Section**

The CM88L70/70C decoder uses a digital counting technique to determine the frequencies of the limited tones and to verify that these tones correspond to standard DTMF frequencies. A complex averaging algorithm is used to protect against tone simulation by extraneous signals (such as voice) while providing tolerance to small frequency variations. The averaging algorithm has been developed to ensure an optimum combination of immunity to "talk-off" and tolerance to the presence of interfering signals (third tones) and noise. When the detector recognizes the simultaneous presence of two valid tones (known as "signal condition"), it raises the "Early Steering" flag (ESt). Any subsequent loss of signal condition will cause ESt to fall.

#### **Steering Circuit**

Before the registration of a decoded tone pair, the receiver checks for a valid signal duration (referred to as "character-recognition-condition"). This check is performed by an external RC time constant driven by  $E_{St}$ . A logic high on ESt causes V<sub>C</sub> (See Figure 4) to rise as the capacitor discharges. Providing signal condition is maintained (ESt remains high) for the validation period ( $t_{GTP}$ ),  $V_C$  reaches the threshold ( $V_{TSt}$ ) of the steering logic to register the tone pair, thus latching its corresponding 4-bit code (See Figure 2) into the output latch. At this point, the GT output is activated and drives VC to  $V_{DD}$ . GT continues to drive high as long as ESt remains high, signaling that a received tone pair has been registered. The contents of the output latch are made available on the 4-bit output bus by raising the three-state control input (TOE) to a logic high. The steering circuit works in reverse to validate the interdigit pause between signals. Thus, as well as rejecting signals too short to be considered valid, the receiver will tolerate signal interruptions (drop outs) too short to be considered a valid pause. This capability together with the capability of selecting the steering time constants externally, allows the designer to tailor performance to meet a wide variety of system requirements.

#### **Guard Time Adjustment**

In situations which do not require independent selection of receive and

pause, the simple steering circuit of Figure 4 is applicable. Component values are chosen according to the following formula:

$$\begin{array}{l} t_{REC} = t_{DP} + t_{GTP} \\ t_{GTP} \, \text{»} \, 0.67 \, RC \end{array} \label{eq:tree_total_reconstraints}$$

The value of  $t_{DP}$  is a parameter of the device and  $t_{REC}$  is the minimum signal duration to be recognized by the receiver. A value for C of 0.1 uF is recommended for most applications, leaving R to be selected by the designer. For example, a suitable value of R for a  $t_{REC}$  of 40 milliseconds would be 300K. A typical circuit using this steering configuration is shown in Figure 1. The timing requirements for most telecommunication applications are satisfied with this circuit. Different steering arrangements may be used to select independently the guardtimes for tone-present ( $t_{GTP}$ ) and tone absent ( $t_{GTA}$ ). This may be necessary to meet system specifications which place both accept and reject limits on both tone duration and interdigit pause.

Guard time adjustment also allows the designer to tailor system parameters such as talk-off and noise immunity. Increasing  $t_{REC}$  improves talk-off performance, since it reduces the probability that tones simulated by speech will maintain signal condition for long enough to be registered. On the other hand, a relatively short  $t_{REC}$  with a long  $t_{DO}$  would be appropriate for extremely noisy environments where fast acquisition time and immunity to drop-outs would be requirements. Design information for guard time adjustment is shown in Figure 5.

### Input Configuration

The input arrangement of the CM88L70/70C provides a differential input operational amplifier as well as a bias source ( $V_{REF}$ ) which is used to bias the inputs at mid-rail.

Provision is made for connection of a feedback resistor to the op-amp output (GS) for adjustment of gain.

In a single-ended configuration, the input pins are connected as shown in Figure 1, with the op-amp connected for unity gain and VREF biasing the input at  $\frac{1}{2}$  V<sub>DD</sub>. Figure 6 shows the differential configuration, which permits the adjustment of gain with the feedback resistor R5.

#### **Clock Circuit**

The internal clock circuit is completed with the addition of a standard television color burst crystal or ceramic resonator having a resonant frequency of 3.579545 MHz. The CM8870C in a PLCC package has a buffered oscillator output (OSC3) that can be used to drive clock inputs of other devices such as a microprocessor or other CM887X's as shown in Figure 7. Multiple CM88L70/70Cs can be connected as shown in figure 8 such that only one crystal or resonator is required.


### Power Down and Inhibit Mode

A logic high applied to pin 6 (PD) will power down the device to minimize the power consumption in a standby mode. It stops the oscillator and functions of the filters.

Inhibit mode is enabled by a logic high input to the pin 5 (INH). It inhibits the detection of tones representing characters A, B, C and D. The output code will remain the same as the previous detected code (see Figure 2).

### **Pin Function Table**

Name	Description							
IN+ IN-	Non-inverting input Inverting input	Connection to the front-end differential amplifier						
GS	Gain Select. Gives acces of feedback resistor.	Gain Select. Gives access to output of front-end differential amplifier for connection of feedback resistor.						
V <sub>REF</sub>	Reference voltage outpu	t (nominally $V_{\rm DD}/2$ ). May be used to bias the inputs at mid-rail.						
INH	Inhibits detection of tone	es represents keys A,B,C,D.						
OSC 3	Digital buffered oscillato	r output.						
PD	Power down	Logic high powers down the device and inhibits the oscillator.						
OSC1	Clock input	3.579545 MHz crystal connected between these pins completes internal oscillator.						
OSC2	Clock output	5.579545 Minz crystal connected between these pins completes internal oscillator.						
$V_{ss}$	Negative power supply (	Negative power supply (normally connected to 0V).						
TOE	Three-state output enable (input). Logic high enables the outputs $Q_1$ - $Q_4$ . Internal pull-up.							
$\begin{array}{c}Q_1\\Q_2\\Q_3\\Q_4\end{array}$	Three-state outputs. When enabled by TOE, provides the code corresponding to the last valid tone pair received. (See Fig. 2).							
StD	Delayed steering output. Presents a logic high when a received tone pair has been registered and the output latch is updated. Returns to logic low when the voltage on St/GT falls below V <sub>TSt</sub> .							
ESt	Early steering output. Presents a logic high immediately when the digital algorithm detects a recognizable tone pair (signal condition). Any momentary loss of signal condition will cause ESt to return to a logic low.							
St/Gt	Steering input/guard time output (bidirectional). A voltage greater than $V_{TSt}$ detected at St causes the device to register the detected tone pair and update the output latch. A voltage less than $V_{TSt}$ frees the device to accept a new tone pair. The GT output acts to reset the external steering time constant, and its state is a function of ESt and the voltage on St. (See Fig. 2)							
$V_{DD}$	Positive power supply.							
IC	Internal connection. Must be tied to $V_{SS}$ (for 8870 configuration only)							



F <sub>LOW</sub>	F <sub>HIGH</sub>	KEY	TOW	$\mathbf{Q}_4$	$Q_3$	$Q_2$	$\mathbf{Q}_1$	
697	1209	1	Н	0	0	0	1	
697	1336	2	Н	0	0	1	0	
697	1477	3	Н	0	0	1	1	
770	1209	4	Н	0	1	0	0	
770	1336	5	Н	0	1	0	1	
770	1477	6	Н	0	1	1	0	
852	1209	7	Н	0	1	1	1	
852	1336	8	Н	1	0	0	0	
852	1477	9	Н	1	0	0	1	
941	1209	0	Н	1	0	1	0	
941	1336	•	Н	1	0	1	1	
941	1477	#	Н	1	1	0	0	
697	1633	Α	Н	1	1	0	1	
770	1633	В	Н	1	1	1	0	
852	1633	C	Н	1	1	1	1	
941	1633	D	Н	0	0	0	0	
_	-	ANY	L	Z	Z	Z	Z	
L = Logic Low, $H = Logic High$ , $Z = High Impedance$								

Figure 1. Single Ended Input Configuration

Figure 2. Functional Diode Table




Figure 3. Typical Filter Characteristic




Figure 4. Basic Steering Circuit




Figure 5. Guard Time Adjustment




Figure 6. Differential Input Configuration






Figure 7. CM88L70C Crystal Connection (PLCC Package Only)







Figure 8. CM88L70/70C Crystal Connection


## Pin Assignments







### **Ordering Information**



## Temperature/Processing

None — 0°C to +70°C,  $\pm 5$ % P.S. Tol. I — -40°C to +85°C,  $\pm 5$ % P.S. Tol.