



### SYSTEM FEATURES

- ❑ 2 OC-12/STM-4 Network Interface ports with on-chip CDR
- ❑ 4 individual OC-3/STM-1 ports with on-chip CDR
- ❑ 1x622Mbps drop muxed port with on-chip CDR for 9xEC-1
- ❑ 3 serial EC-1 ports with on-chip B3ZS Encoder/Decoder
- ❑ SONET/SDH Section/Line Overhead Processor
- ❑ Hardware based Line and Path APS for SONET/SDH
- ❑ SONET/SDH Line BER monitoring (10<sup>-3</sup> to 10<sup>-9</sup>)
- ❑ Full SONET/SDH TOH Transparency
- ❑ STS/VC Pointer Processor with standard and random concatenations
- ❑ TU3 Pointer Processor
- ❑ VT/TU Pointer Processor with standard and random concatenations
- ❑ Hi-order/Lo-order 511-channel POH Processor pool
- ❑ 511-channel Tandem Connection Monitor pool
- ❑ SONET/SDH Hi-order/Lo-order 511-channel BER monitor pool (10<sup>-3</sup> to 10<sup>-9</sup>)
- ❑ Flexible TOH and POH Add/Drop port
- ❑ 135x135 STS/VC High Order Cross-connect
- ❑ 2100x2100 VT/TU Low Order Cross-connect
- ❑ 36x36 TU3 Cross-connect
- ❑ 8K DS0s and associated Signaling Cross-connect
- ❑ 512-channel HDLC pool of DCC, PDH Facility Data Link, CCS channel, Local Data Link, and Redundancy Data Link
- ❑ Clock synthesizer and system active/standby synchronizer

### DATA FEATURES

- ❑ 2 GbE ports with on-chip 1.25Gbps CDR
- ❑ 2 ESCON/DVB-ASI/FICON/Low-speed FC (200/270/540Mbps) ports with serial clock and data interface
- ❑ 8 Fast Ethernet ports via SMI1 or SS-SMI1
- ❑ OIF SPI-3 Interface up to 128 physical ports with programmable data segmentation of 64 or 128 bytes
- ❑ Ethernet MAC controller with flow control including jumbo frame
- ❑ Support 802.3ah Ethernet OAM processing and loopback
- ❑ 128 Hi/Lo-Order/PDH VCAT channels
- ❑ Supports VCAT differential delay with up to 256ms for Hi/Lo-Order, up to 384ms for DS1s, up to 256ms for E1/E3s and up to 217ms for DS3s
- ❑ Supports LCAS with hitless add/remove and fault isolation
- ❑ GFP-T/F, PPP/HDLC, LAPS and ATM encapsulation
- ❑ TUG-3 (SDH concatenation with both VC-4-Xv and VC-3-Xv) supported
- ❑ Support EoS/EoPDH/EoPoS with or without Data Aggregation
- ❑ Traffic Aggregation and Management at Layer 2 for VLAN/MPLS with Classifying, Policing, Queuing, Shaping, and Scheduling
- ❑ Large DDR2 SDRAM for Packet Buffers

### PDH FEATURES

- ❑ Multiplexed 3 DS3/E3s, or 84 DS1s, or 63 E1s or any mixed PDH bus
- ❑ 3 DS3 C-bit Parity and DS3 M13 multiplexing
- ❑ 3 E3 G.832 and E3 G.751 E13 multiplexing
- ❑ Asynchronous mapping 3 DS3/E3 to 3 STS-1/VC-3 SPE
- ❑ 84 DS1 SF/ESF/SLC-96/DDS Framers supporting J1 and SF/ESF
- ❑ 63 E1 basic frame or CRC-4 multi-frame framers
- ❑ Synchronous/Asynchronous mapping 84/63 DS1/E1 to VT1.5/VT2 (or TU-11/TU-12)
- ❑ 8064-DS0 Signaling Processor for Signaling Scan and Dial Pulse Collection
- ❑ DS3/E3, DS1/E1 LCV-based BER monitoring (10<sup>-3</sup> to 10<sup>-9</sup>)
- ❑ PDH thru path Jitter Attenuation
- ❑ PDH transmultiplexing to/from SONET/SDH
- ❑ PDH VCAT and LCAS in compliance with G.7043

### BLOCK DIAGRAM

