





CEP05N65/CEB05N65 □ CEF05N65

N-Channel Enhancement Mode Field Effect Transistor

FEATURES

Type	V _{DSS}	R _{DS(ON)}	I _D	@V _{GS}
CEP05N65	650V	2.4Ω	4.5A	10V
CEB05N65	650V	2.4Ω	4.5A	10V
CEF05N65	650V	2.4Ω	4.5A ^d	10V

- Super high dense cell design for extremely low R_{DS(ON)}.
- High power and current handing capability.
- Lead free product is acquired.



ABSOLUTE MAXIMUM RATINGS T_C = 25°C unless otherwise noted

Parameter	Symbol	Limit		Units
		TO-220/263	TO-220F	
Drain-Source Voltage	V _{DS}	650		V
Gate-Source Voltage	V _{GS}	±30		V
Drain Current-Continuous	I _D	4.5	4.5 ^d	A
Drain Current-Pulsed ^a	I _{DM} ^e	18	18 ^d	A
Maximum Power Dissipation @ T _C = 25°C - Derate above 25°C	P _D	84	40	W
		0.67	0.32	W/°C
Operating and Store Temperature Range	T _J , T _{stg}	-55 to 150		°C

Thermal Characteristics

Parameter	Symbol	Limit		Units
Thermal Resistance, Junction-to-Case	R _{θJC}	1.5	3.8	°C/W
Thermal Resistance, Junction-to-Ambient	R _{θJA}	62.5	65	°C/W

Details are subject to change without notice .

Rev 3. 2009.Nov
<http://www.cetsemi.com>



CEP05N65/CEB05N65 CEF05N65

Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

4

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	650			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = 650\text{V}, V_{\text{GS}} = 0\text{V}$			25	μA
Gate Body Leakage Current, Forward	I_{GSSF}	$V_{\text{GS}} = 30\text{V}, V_{\text{DS}} = 0\text{V}$			100	nA
Gate Body Leakage Current, Reverse	I_{GSSR}	$V_{\text{GS}} = -30\text{V}, V_{\text{DS}} = 0\text{V}$			-100	nA
On Characteristics^b						
Gate Threshold Voltage	$V_{\text{GS(th)}}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	2		4	V
Static Drain-Source On-Resistance	$R_{\text{DS(on)}}$	$V_{\text{GS}} = 10\text{V}, I_D = 2\text{A}$		2	2.4	Ω
Dynamic Characteristics^c						
Forward Transconductance	g_{FS}	$V_{\text{DS}} = 40\text{V}, I_D = 2\text{A}$		4		S
Input Capacitance	C_{iss}	$V_{\text{DS}} = 25\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		590		pF
Output Capacitance	C_{oss}			85		pF
Reverse Transfer Capacitance	C_{rss}			20		pF
Switching Characteristics^c						
Turn-On Delay Time	$t_{\text{d(on)}}$	$V_{\text{DD}} = 300\text{V}, I_D = 4.5\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 25\Omega$		17	34	ns
Turn-On Rise Time	t_r			16	32	ns
Turn-Off Delay Time	$t_{\text{d(off)}}$			47	94	ns
Turn-Off Fall Time	t_f			17.5	35	ns
Total Gate Charge	Q_g	$V_{\text{DS}} = 480\text{V}, I_D = 4.5\text{A}, V_{\text{GS}} = 10\text{V}$		13	17	nC
Gate-Source Charge	Q_{gs}			2		nC
Gate-Drain Charge	Q_{gd}			5		nC
Drain-Source Diode Characteristics and Maximum Ratings						
Drain-Source Diode Forward Current	I_S				4.5	A
Drain-Source Diode Forward Voltage ^b	V_{SD}	$V_{\text{GS}} = 0\text{V}, I_S = 2\text{A}$			1.5	V

Notes : □

a.Repetitive Rating : Pulse width limited by maximum junction temperature.

b.Pulse Test : Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$. □

c.Guaranteed by design, not subject to production testing. □

d.L = 1mH, $I_{AS} = 1.3\text{A}$, $V_{DD} = 50\text{V}$, $R_G = 25\Omega$, Starting $T_J = 25^\circ\text{C}$

CEP

CEP05N65/CEB05N65 □ CEF05N65




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Body Diode Forward Voltage Variation with Source Current

CEP

CEP05N65/CEB05N65 CEF05N65

4




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area




Figure 9. Switching Test Circuit




Figure 10. Switching Waveforms




Figure 11. Normalized Thermal Transient Impedance Curve