## Features

- 4:1 multiplexer with monitor out
- 18 dB variable gain amplifier
- DC-restore amplifier
- Digital control serial interface
- $\pm 5 \mathrm{~V}$ operation
- 500 MHz bandwidth


## Applications

- HDTV/DTV Analog Inputs
- Video Projectors
- Computer Monitors
- Set Top Boxes
- Security Video
- Broadcast Video Equipment


## Ordering Information

| Part No. | Package | Tape \& Reel | Outline \# |
| :---: | :---: | :---: | :---: |
| EL4102CU | 24-Pin QSOP |  | MDP0040 |

## General Description

The EL4102C VFE (Video Front End) is designed to perform all of the input processing functions in an analog video system as well as provide analog input processing for digital video systems. The EL4102C VFE contains a 4:1 MUX input, a DC-restore amplifier and a variable gain amplifier. The MUX input can be used to select which input to use. In a digital system, the DC-restore and variable gain amplifiers allow the input signal to be positioned and scaled to give optimum A-to-D conversions results. In an analog system these perform the brightness and contrast operations. A buffered output of the MUX selection is also available for use as a monitor output.

With a 500 MHz bandwidth and only 50 mA supply current, the EL4102C is ideal for use in portable and fixed projectors, as well as HDTV, DTV and other high performance video applications.
A 3-wire digital interface enables full control of the input selection, as well as 0 to -18 dB of gain and blanking operations.
The EL4102C is available in the QSOP24 package and is specified for operation over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ temperature range.

## Connection Diagram



# EL4102C - Preliminary 

## 500MHz Video Front End: 4-1 MUX, VGA \& DC-Restore

## Absolute Maximum Ratings $\left(\mathrm{T}_{\mathrm{A}}=5^{5^{\circ} \mathrm{C}}\right)$

Values beyond absolute maximum ratings can cause the device to be prematurely damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.
Supply Voltage ( $\mathrm{V}_{\mathrm{S}+}$ to $\mathrm{V}_{\mathrm{S}}$ )
Input Voltage

## Important Note:

All parameters having Min/Max specifications are guaranteed. Typ values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_{J}=T_{C}=T_{A}$.

## Electrical Characteristics

$\mathrm{V}_{\mathrm{S} 1^{+}}=\mathrm{V}_{\mathrm{S} 2^{+}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}^{-}}=\mathrm{V}_{\mathrm{S} 2^{-}}=-5 \mathrm{~V}, \mathrm{R}_{\mathrm{FV}}=\mathrm{R}_{\mathrm{FG}}=750, \mathrm{R}_{\mathrm{GV}}=\mathrm{R}_{\mathrm{GM}}=0 . \mathrm{C} ., \mathrm{AV}^{2}=1, \mathrm{R}_{\mathrm{L}} \mathrm{V}=\mathrm{R}_{\mathrm{LM}}=150 \Omega, \mathrm{C}_{\mathrm{LV}}=\mathrm{C}_{\mathrm{LM}}=3 \mathrm{p}, \mathrm{C}_{\mathrm{H}}=0.33 \mathrm{n}$, $\mathrm{GAIN}=1$.

| Parameter | Description | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply |  |  |  |  |  |  |
| $\mathrm{I}_{\text {S }}+$ | Positive Supply Current 1 |  |  | 35 |  | mA |
| $\mathrm{IS}^{-}$ | Negative Supply Current | $\mathrm{V}_{\text {IN }}=0, \mathrm{I}_{\mathrm{L}}=0$ |  | 45 |  | mA |
| $\mathrm{I}_{5}{ }^{+}$ | Positive Supply Current 2 | $\mathrm{V}_{\text {IN }}=0, \mathrm{I}_{\mathrm{L}}=0$ | 14 | 15 | 20 | mA |
| $\mathrm{I}_{\text {S1S }}{ }^{+}$ | Positive Supply Current 1 in Standby | Standby | 3.8 | 5 | 7.3 | mA |
| Iss- | Negative Supply Current in Standby | Standby | 0.57 | 1 | 1.3 | mA |
| $\mathrm{I}_{\text {2 } 2+}$ | Positive Supply Current 2 in Standby | Standby | -10 | - | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{S} 1^{+}, \mathrm{V}_{\text {S2 }}+}$ | Positive Supply Voltage |  | 4.5 | 5.0 | 5.5 | V |
| $\mathrm{V}_{\mathrm{S}^{-}}$ | Negative Supply Voltage |  | -4.5 | -5.0 | -5.5 | V |
| Input |  |  |  |  |  |  |
| Ib | Input Bias Current | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | -22.4 | -2.2 | 6.1 | $\mu \mathrm{A}$ |
| Ibo | Input Bias Current Drift with Temp. | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |  | TBD |  | $\mathrm{nA} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage |  | 2 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  |  |  | 0.8 | V |
| $\mathrm{V}_{\text {IP }}$ | Input Voltage Swing, Pos. | Saturated Input, Att. code $=01010$ | 3.35 | 3.5 |  | V |
| $\mathrm{V}_{\text {IN }}$ | Input Voltage Swing, Neg. | Saturated Input, Att. code $=01010$ |  | -3.5 | -3.39 | V |
| IIDL | Low Input Current for SCLK and $\overline{\text { ENB }}$ | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 50 | 85 | 150 | $\mu \mathrm{A}$ |
| IIDH | High Input Current for SCLK and $\overline{\text { ENB }}$ | $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}$ | 0 | 0.1 | 10 | $\mu \mathrm{A}$ |
| IIL | Low Input Current for SDI, PDWN, HOLD | $\mathrm{V}_{\text {IV }}=0 \mathrm{~V}$ | 15 | 48 | 75 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{IH}}$ | High Input Current for SDI, PDWN, HOLD | $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}$ | 0 | 0.1 | 10 | $\mu \mathrm{A}$ |
| tsh | Sample and Hold Delay Time |  |  | 15 |  | ns |
| tsu | Data Set Up Time |  | TBD | 10 | TBD | ns |
| th | Data Hold Time |  | TBD | 10 | TBD | ns |
| fclk | Serial Clock Rate |  |  | TBD | 5 | MHz |
| tsue | Enable Set Up Time |  | TBD | 10 |  | ns |
| the | Enable Hold Time |  | TBD | 10 |  | ns |
| tpd | Clock to Data Output Delay | $\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ | TBD | 21 |  | ns |
| Output |  |  |  |  |  |  |
| $\mathrm{V}_{\text {OSM }}$ | Output Offset Voltage - Monitor | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | -400 | 30 | 420 | mV |
| $\mathrm{V}_{\text {OS }}$ | DC-restore Offset Voltage | auto-zero on, $\mathrm{DC}_{\text {REF }}=0$ | -5 | - | 5 | mV |
| $\mathrm{T}_{\mathrm{C}} \mathrm{V}_{\text {OS }}$ | Output Offset Voltage Drift - Video | auto-zero on |  | 15 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{O}^{+}}$ | Output Voltage Swing, Pos. | Attenuator = 0dB, Monitor \& Video Outputs | 3.44 | 3.5 |  | V |
| $\mathrm{V}_{\mathrm{O}^{-}}$ | Output Voltage Swing, Neg. | Attenuator $=0 \mathrm{~dB}$, Monitor \& Video Outputs |  | -3.5 | -3.43 | V |
| $\mathrm{V}_{\text {SDO }}$ high | Serial Data Output High | $\mathrm{I}_{\mathrm{L}}=+1 \mathrm{~mA}$ |  | 4.7 |  | V |
| $\mathrm{V}_{\text {SDO }}$ low | Serial Data Output Low | $\mathrm{I}_{\mathrm{L}}=-1 \mathrm{~mA}$ |  | 0.25 |  | V |

## Electrical Characteristics

$\mathrm{V}_{\mathrm{S} 1^{+}}=\mathrm{V}_{\mathrm{S} 2^{+}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{S} 1^{-}}=\mathrm{V}_{\mathrm{S} 2^{-}}=-5 \mathrm{~V}, \mathrm{R}_{\mathrm{FV}}=\mathrm{R}_{\mathrm{FG}}=750, \mathrm{R}_{\mathrm{GV}}=\mathrm{R}_{\mathrm{GM}}=\mathbf{O} . \mathrm{C}^{2}, \mathrm{AV}_{\mathrm{V}}=1, \mathrm{R}_{\mathrm{L}} \mathrm{V}=\mathrm{R}_{\mathrm{LM}}=150 \Omega, \mathrm{C}_{\mathrm{LV}}=\mathrm{C}_{\mathrm{LM}}=3 \mathrm{p}, \mathrm{C}_{\mathrm{H}}=\mathbf{0 . 3 3 n}, \mathrm{GAIN}=1$.

| Parameter | Description | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ISC | Output Short Circuit Current | $\mathrm{R}_{\mathrm{L}}=10 \Omega$, Source or Sink | 65 | 100 |  | mA |
| AC Performance |  |  |  |  |  |  |
| SR | Slew Rate - Video Out (20\%-80\%) | $\mathrm{V}_{\text {OUT }}=4 \mathrm{~V}_{\text {P-P }}$ | 1000 | 2100 | 4500 | V/ $/ \mathrm{S}$ |
| SRM | Slew Rate - Monitor Out (20\%-80\%) | $\mathrm{V}_{\text {OUT }}=4 \mathrm{~V}_{\text {P-P }}$ | 1250 | 2100 | 3900 | V/uS |
| OS | Output Overshoot, Video | $\mathrm{V}_{\text {OUT }}=1 \mathrm{~V}_{\text {P-P }}$ |  | TBD |  | \% |
| OSM | Output Overshoot, Monitor | $\mathrm{V}_{\text {Out }}=1 \mathrm{~V}_{\text {P-P }}$ |  | TBD |  | \% |
| ts | Settling Time to 1\%, Video | Hold Mode |  | TBD |  | ns |
| tsm | Settling Time to $1 \%$, Monitor |  |  | TBD |  | ns |
| $\mathrm{V}_{\text {REF }}$ | DC-restore Reference Voltage Range | $\mathrm{V}_{\text {IN }}=-2 \mathrm{~V}$ to +2 V | -2 | - | 2 | V |
| tsd | DC-restore - Settling Time to $1 \%$ | Sample Mode On |  | 1.2 |  | $\mu \mathrm{S}$ |
| $\mathrm{V}_{\text {OHS }}$ | DC-restore - Video Output Hold Step | S - H Transition |  | -1.1 |  | mV |
| V ${ }_{\text {OSB }}$ | DC-restore - Offset vs. Black Level | Sample Mode On | -1 | -0.6 | 1 | $\mathrm{mV} / \mathrm{V}$ |
| $\mathrm{I}_{\text {CCL }}$ | DC-restore - Charge Current Limit, ICAP | Sample Mode On |  | 260 |  | $\mu \mathrm{A}$ |
| IDC | DC-restore - Droop Current, ICAP | Hold Mode On | -30 | - | 30 | nA |
| BW | 3dB Bandwidth, Video Out | Attenuator $=00000$ |  | TBD |  | MHz |
| BWM | 3dB Bandwidth, Monitor Out |  |  | TBD |  | MHz |
| 0.1BW | $\pm 0.1 \mathrm{~dB}$ Flat Bandwidth, Video Out | Attenuator $=00000$ |  | TBD |  | MHz |
| 0.1BWM | $\pm 0.1 \mathrm{~dB}$ Flat Bandwidth, Monitor Out |  |  | TBD |  | MHz |
| Vp | Peaking, Video |  |  | TBD |  | dB |
| Vpm | Peaking, Monitor |  |  | TBD |  | dB |
| dP | Diff. Phase @ 3.58MHz, Video |  |  | TBD |  | - |
| dG | Diff. Gain @3.58MHz, Video |  |  | TBD |  | \% |
| dPM | Diff. Phase @3.58MHz, Monitor |  |  | TBD |  | 。 |
| dPG | Diff. Gain @ 3.58 MHz , Monitor |  |  | TBD |  | \% |
| $\mathrm{e}_{\mathrm{n}}$ | Noise Voltage at Input for V ${ }_{\text {OUT }}$ |  |  | TBD |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| $\mathrm{e}_{\mathrm{nm}}$ | Noise Voltage at Input for Mout |  |  | TBD |  | $\mathrm{nV} / \mathrm{NHz}$ |
|  | Crosstalk ${ }^{[1]}$ @ 10 MHz | 3 channel hostile |  | -45 |  | dB |
|  | Crosstalk ${ }^{[1]}$ @ 100MHz | 3 channel hostile |  | -20 |  | dB |
|  | Attenuator Range |  | - | 18.2 | - | dB |
|  | Attenuator Step Size | 31 Steps | - | 0.58 | - | dB |
|  | Relative Attenuation Error | Between any 2 levels | 0 | - | $\pm 0.2$ | dB |

1. Total unwanted output normalized by wanted (or expected) output; add -10 dB to get channel-to-channel isolation


## Control Bits Logic Table

| Bit |  |
| :--- | :--- |
| B7 | Standby - Power Down |
| B6 | Gain Bit 4 |
| B5 | Gain Bit 3 |
| B4 | Gain Bit 2 |
| B3 | Gain Bit 1 |
| B2 | Gain Bit 0 |
| B1 | Input Select Bit 1 |
| B0 | Input Select Bit 0 |

## EL4102C - Preliminary

500MHz Video Front End: 4-1 MUX, VGA \& DC-Restore

## Pin Descriptions

| Pin Number | Pin Name | Pin Type | Pin Description |
| :---: | :---: | :---: | :---: |
| 1 | HOLD | Logic Input | Hold pulse for DC-restore function |
| 2 | GNDL2 | Logic Ground | Logic ground for "hold" buffer |
| 3 | IN0 | High Frequency Signal | Video input \#0 |
| 4 | $\mathrm{V}_{\text {S1 }}+$ | Power | Positive power pin for quiet supply currents |
| 5 | IN1 | High Frequency Signal | Video input \#1 |
| 6 | GNDI | Analog Signal | Intermediate reference for attenuation function |
| 7 | IN2 | High Frequency Signal | Video input \#2 |
| 8 | $\mathrm{V}_{\mathrm{S}^{-}}$ | Power | Negative power pin |
| 0 | IN3 | High Frequency Signal | Video input \#3 |
| 10 | $\overline{\overline{\text { ENB }}}$ | Logic Input | Enable (negative true) input for loading serial data stream |
| 11 | SDI | Logic Input | Serial input data stream |
| 12 | SCLK | Logic Input | Serial data stream clock |
| 13 | SDO | Logic Output | Serial output data stream for connection to cascaded chip |
| 14 | PDWN | Logic Input | Power down input to put chip in low current standby mode |
| 15 | GNDL | Logic Ground | Logic ground for logic buffers |
| 16 | M ${ }_{\text {FDBK }}$ | High Frequency Signal | Monitor amplifier feedback |
| 17 | $\mathrm{M}_{\text {OUT }}$ | High Frequency Signal | Monitor amplifier output |
| 18 | $\mathrm{V}_{\text {S }}$ | Power | Negative power pin |
| 19 | $\mathrm{V}_{\mathrm{S} 2+}$ | Power | Positive power pin for heavy, pulsatile supply currents |
| 20 | $\mathrm{V}_{\text {OUT }}$ | High Frequency Signal | Video amplifier output |
| 21 | $\mathrm{V}_{\text {FDBK }}$ | High Frequency Signal | Video amplifier feedback |
| 22 | DC ${ }_{\text {FDBK }}$ | Analog Signal | Input to sample circuit |
| 23 | DCREF | Analog Signal | Reference DC voltage representing black level |
| 24 | CAP | Analog Signal | Sample storage capacitor for DC-restore circuit |

## Block Diagram (Gain of 1)



## Applications Information

## Using the Serial Data Output Connection for a Multi-chip Design

In a system design that uses three chips, (i.e. RGB, YUV, YPrPb systems) the control signal may be "daisy chained" through the three chips. This gives an advantage in that the control will be updated simultaneously on the three channels.

The serial data out (SDO) of chip one is connected to the serial data in (SDI) of chip two, similarly, chip two SDO is connected to SDI on chip three. The clock (SCLK) and enable (/ENB) signals are connected in parallel to all three chips. See figure yy for suggested interconnect of the control signals.


Figure xx shows the control signal waveforms when using this configuration. Note, that the last data bit clocked into the three chips occurs on the last positive clock edge that is within the enabled period. This will be D0 in the first chip, D8 and D16 on the second two chips. The rising edge of /ENB will then simultaneously
transfer the data internally to the chip. Typically the data for each chip is held as an image in the micro-controller system; the load operation would prepare the update information as a 24 -bit word ready for shifting into the three chips.


## General Disclaimer

Specifications contained in this data sheet are in effect as of the publication date shown. Elantec, Inc. reserves the right to make changes in the circuitry or specifications contained herein at any time without notice. Elantec, Inc. assumes no responsibility for the use of any circuits described herein and makes no representations that they are free from patent infringement.

## Elantec Semiconductor, Inc.

675 Trade Zone Blvd.
Milpitas, CA 95035
Telephone: (408) 945-1323
(888) ELANTEC

Fax: (408) 945-9305
European Office: 44-118-977-6020
Japan Technical Center: 81-45-682-5820

## WARNING - Life Support Policy

Elantec, Inc. products are not authorized for and should not be used within Life Support Systems without the specific written consent of Elantec, Inc. Life Support systems are equipment intended to support or sustain life and whose failure to perform when properly used in accordance with instructions provided can be reasonably expected to result in significant personal injury or death. Users contemplating application of Elantec, Inc. Products in Life Support Systems are requested to contact Elantec, Inc. factory headquarters to establish suitable terms \& conditions for these applications. Elantec, Inc.'s warranty is limited to replacement of defective components and does not cover injury to persons or property or other consequential damages.

