

# *EL4093C*

300 MHz DC-Restored Video Amplifier

#### Features

- High accuracy DC restoration for video
- Low supply current of 9.5 mA typ.
- 300 MHz bandwidth
- 1500V/ $\mu$ s slew rate
- 0.04% differential gain and 0.02° differential phase into 150 $\Omega$  for NTSC
- 1.5 mV max. restored DC offset
- Sample and hold amplifier with fast enable and low leakage
- TTL-compatible HOLD logic input

#### Applications

- Input amplifier in video equipment
- Restoration amplifier in video mixers

#### **Ordering Information**

 Part No.
 Temp. Range
 Package
 Outline #

 EL4093CN
 -40°C to +85°C
 16-pin P-DIP
 MDP0031

 EL4093CS
 -40°C to +85°C
 16-lead SOIC
 MDP0027

#### **Demo Board**

A demo PCB is available for this product. Request "EL4093 Demo Board."

#### **General Description**

The EL4093C is a complete DC-restored video amplifier subsystem, featuring low power consumption and high slew rate. It contains a current feedback amplifier and a sample and hold amplifier designed to stabilize video performance. When the HOLD logic input is low, the sample and hold may be used as a general purpose op amp to null the DC offset of the video amplifier. When the HOLD input goes high the sample and hold stores the correction voltage on the hold capacitor to maintain DC correction during the subsequent video scan line.

The sample and hold amplifier contains a current output stage that greatly simplifies its connection to the video amplifier. Its high output impedance also helps to preserve video linearity at low supply voltages. For ease of interfacing, the HOLD input is TTL-compatible. This device has an operational temperature of  $-40^{\circ}$ C to  $+85^{\circ}$ C and is packaged in plastic 16-pin DIP and 16-lead SOIC.

#### **Connection Diagram**



**January 1996 Rev** 

B

EL4093C

Note: All information contained in this data sheet has been carefully checked and is believed to be accurate as of the date of publication; however, this data sheet cannot be a "controlled document". Current revisions, if any, to these specifications are maintained at the factory and are available upon your request. We recommend checking the revision level before finalization of your design documentation.

©1995 Elantec, Inc.

### **Absolute Maximum Ratings**

Vs	V+ to V- Supply Voltage	12.6V	I <sub>OUT</sub>	$_2$ S/H amplifier output current	$\pm 10 \text{ mA}$
VHOLD	Voltage at HOLD input		$I_{IN}$	Maximum current into other pins	±6 mA
	(DGND-0.7) to (DGI	ND + 5.5V	$P_{D}$	Maximum Power Dissipation	See Curves
$V_{IN}$	Voltage at any other input	V + to V -	$T_{A}$	Operating Ambient Temperature Range	$-40^{\circ}$ C to $+85^{\circ}$ C
$\Delta V_{\rm IN}$	Difference between Sample and Hold inputs	$\pm 8V$	т <sub>Ј</sub>	<b>Operating Junction Temperature</b>	150°C
$I_{\text{OUT1}}$	Video amplifier output current	$\pm 30 \text{ mA}$	T <sub>ST</sub>	Storage Temperature Range	$-65^{\circ}C$ to $+150^{\circ}C$

#### Important Note:

All parameters having Min/Max specifications are guaranteed. The Test Level column indicates the specific device testing actually performed during production and Quality inspection. Elantec performs most electrical tests using modern high-speed automatic test equipment, specifically the LTX77 Series system. Unless otherwise noted, all tests are pulsed tests, therefore  $T_J=T_C=T_A$ .

Test Level	Test Procedure
Ι	100% production tested and QA sample tested per QA test plan QCX0002.
II	100% production tested at $T_{\rm A}=25^{\circ}C$ and QA sample tested at $T_{\rm A}=25^{\circ}C$ ,
	$T_{MAX}$ and $T_{MIN}$ per QA test plan QCX0002.
III	QA sample tested per QA test plan QCX0002.
IV	Parameter is guaranteed (but not tested) by Design and Characterization Data
v	Parameter is typical value at $T_{A} = 25^{\circ}C$ for information purposes only.

### **Open-Loop DC Electrical Characteristics** Power supplies at $\pm 5V$ , $T_A = 25^{\circ}C$

Parameter	Description	Min	Тур	Max	Test Level	Units
I <sub>S,HOLD</sub>	Total Supply current in HOLD mode		9.5	11.5	I	mA
I <sub>S,SAMPLE</sub>	Total Supply current in SAMPLE mode		8.5	10.5	I	mA

#### Video Amplifier Section (Not Restored)

Parameter	Description	Min	Тур	Max	Test Level	Units
V <sub>OS</sub>	Input Offset Voltage		10	110	I	mV
$I_{B+}$	Non-Inverting Input Bias Current		10	25	I	μΑ
I <sub>B</sub> -	Inverting Input Bias Current		15	50	I	μΑ
R <sub>OL</sub>	Transimpedance $V_{OUT} = \pm 2.5 V, R_L = 150 \Omega$	150	400		I	kΩ
vo	Output Voltage Swing $R_L = 150\Omega$	±3	±3.5		I	v
I <sub>SC</sub>	Output Short-Circuit Current	60	100		I	mA

# **Open-Loop DC Electrical Characteristics** Power supplies at $\pm 5V$ , $T_A = 25^{\circ}C$ — Contd.

#### **Sample and Hold Section**

Parameter	Description	Min	Тур	Max	Test Level	Units
V <sub>OS</sub>	Input Offset Voltage		0.5	1.5	I	mV
TCVOS	Average Offset Voltage Drift		6		v	μV/°C
IB	Input Bias Current		1	2	I	μΑ
I <sub>OS</sub>	Input Offset Current		10	200	I	nA
TCIOS	Average Offset Current Drift		0.1		v	nA/°C
V <sub>CM</sub>	Common Mode Input Range	± 2.5	± 2.8		I	v
g <sub>m</sub>	Transconductance ( $R_L = 500\Omega$ )	5	15		I	A/V
CMRR	Common Mode Rejection Ratio (V <sub>CM</sub> $-2.5$ V to $+2.5$ V)	70	90		I	dB
V <sub>IL</sub>	HOLD Logic Input Low (referenced to Digital GND)			0.8	I	v
VIH	HOLD Logic Input High (referenced to Digital GND)	2.0			I	v
V <sub>GND</sub>	Digital GND Reference Voltage	(V-)		(V+) - 4.0	I	v
I <sub>DROOP</sub>	Hold Mode Droop Current		10	70	I	nA
I <sub>CHARGE</sub>	Charge Current Available to C <sub>HOLD</sub>	±5.5	± 8.5		I	mA
vo	Output Voltage Swing ( $R_L = 10k\Omega$ )	±3	± 3.5		I	v
IO	Output Current Swing ( $R_L = 0\Omega$ )	±4.5	± 5.5		I	mA

 $\label{eq:closed-Loop} \begin{array}{l} \textbf{Closed-Loop AC Electrical Characteristics} \\ \textbf{Power supplies at $\pm5V$, $T_A = 25^{\circ}C$, $R_F = R_G = 750\Omega$, $R_L = 150\Omega$, $C_L = 5 $pF$, $C_{IN-}(parasitic) = 1.8 $pF$} \end{array}$ 

#### Video Amplifier Section

Parameter	Description	Min	Тур	Max	Test Levels	Units
BW, $-3  dB$	-3 dB Small-Signal Bandwidth		300		v	MHz
BW, $\pm 0.1 \text{ dB}$	0.1 dB Flatness Bandwidth		50		v	MHz
Peaking	Frequency Response Peaking		0		v	dB
SR	Slew rate, $V_{OUT}$ between $-2V$ and $+2V$		1500		v	V/µs
dG	Differential Gain Error, Voffset between $-714 \text{ mV}$ and $+714 \text{ mV}$		0.04		v	%
dθ	Differential Phase Error, Voffset between $-714$ mV and $+714$ mV		0.02		v	0

TD is 1.5 in

 $\begin{array}{l} \textbf{Closed-Loop AC Electrical Characteristics} \\ \textbf{Power supplies at $\pm 5V$, $T_A = 25^{\circ}C$, $R_F = R_G = 750\Omega$, $R_L = 150\Omega$, $C_L = 5 $pF$, $C_{HOLD} = 2.2 $nF$} \end{array}$ 

#### **Sample and Hold Section**

Parameter	Description	Min	Тур	Max	Test Levels	Units
$\Delta I_{STEP}$	Change in Sample to Hold Output Current Due to Hold Step		0.1		v	$\mu \mathbf{A}$
$\Delta T_{SH}$	Sample to Hold Delay Time		15		v	ns
$\Delta T_{\rm HS}$	Hold to Sample Delay Time		40		v	ns
T <sub>AC</sub>	Settling Time to 1% (DC Restored Amplifier Output) Video Amplifier Input from 0 to 1V		2.2		v	μs

### **Typical Application**







Downloaded from Elcodis.com electronic components distributor





Downloaded from Elcodis.com electronic components distributor

#### **Applications Information**

#### **Product Description**

The EL4093C is a high speed DC-restore system containing a current feedback amplifier (CFA) and a sample & hold (S/H) amplifier. The CFA offers a wide 3 dB bandwidth of 300 MHz and a slew rate of 1500 V/ $\mu$ s, making it ideal for high speed video applications such as SVGA. The CFA's excellent differential gain and phase at 3.58 MHz also makes it suitable for NTSC applications. Drawing only 9.5 mA on  $\pm$ 5V supplies, the EL4093C serves as an excellent choice for those applications requiring both low power and high bandwidth.

The connection between the CFA and sample & hold (the Autozero interface) has been greatly simplified. The output of the sample & hold is a high impedance current source, allowing direct connection to the CFA inverting input for autozero purposes. In addition, special circuitry within the sample & hold provides a charge current of 8.5 mA in sample mode, resulting in a sample hold current ratio (ratio of charging current to droop current) of approx. 1,000,000.

#### **Theory of Operation**

In video applications, DC restoration moves the backporch or black level to a fixed DC reference. The EL4093C uses a CFA in feedback with a sample & hold to provide DC restoration. Figure 1 shows how the two are connected to provide this function; the S/H compares the output of the CFA to a DC reference, and any difference between them causes an output current from the S/H. This "autozero" current is fed to the CFA inverting input, the effect of which is to move the CFA output towards the reference voltage. This autozero mechanism settles when the CFA output is one V<sub>OS</sub> away from the reference (the V<sub>OS</sub> here refers to the S/H offset voltage).



The autozero mechanism is typically active for only a short period of each video line. Figure 2 shows a NTSC video signal along with the EL4581C back porch output. The back porch signal is used to drive the HOLD input of the EL4093C, and we see that the EL4093C is in sample mode for only 3.5  $\mu$ s of each line. It is during this time that the autozero mechanism attempts to drive the CFA output towards the reference voltage, at the same time putting a correction voltage onto the hold capacitor C<sub>HOLD</sub>. During the rest of the line (60  $\mu$ s) the EL4093C is in hold mode, but DC correction is maintained by the voltage on C<sub>HOLD</sub>.



#### Applications Information - Contd.

#### Power Supply Bypassing and Printed Circuit Board Layout

As with any high frequency device, good printed circuit board layout is necessary for optimum performance. Ground plane construction is highly recommended. Lead lengths should be as short as possible. The power supply pins must be well bypassed to reduce the risk of oscillation. In the EL4093C there are two sets of supply pins:  $V\!+\!1/V\!-\!1$  provide power for the CFA, and V+2/V-2 are for the S/H amplifier. Good performance can be achieved using only one set of bypass capacitors, although they must be close to the V+1/V-1 pins since that is where the high frequency currents flow. The combination of a 4.7  $\mu$ F tantalum capacitor in parallel with a 0.01  $\mu$ F capacitor has been shown to work well. Chip capacitors are recommended for the 0.01  $\mu$ F bypass to minimize lead inductance.

For good AC performance, parasitic capacitance should be kept to a minimum, especially at the CFA inverting input. Ground plane construction should be used, but it should be removed from the area near the inverting input to minimize any stray capacitance at that node. Chip resistors are recommended for  $R_F$  and  $R_G$ , and use of sockets should be avoided if possible. Sockets add parasitic inductance and capacitance which will result in some additional peaking and overshoot.

If the CFA is configured for non-inverting gain, then one should also pay attention to the trace leading to the + input. The inductance of a long trace (> 3") can form a resonant network with the amplifier input, resulting in high frequency oscillations around 700 MHz. In such cases a  $50\Omega - 100\Omega$  series resistor placed close to the + input would isolate this inductance and damp out the resonance.

#### **Capacitance at the Inverting Input**

Any manufacturer's high-speed voltage or current feedback amplifier can be affected by stray capacitance at the inverting input. For inverting gains this parasitic capacitance has little effect because the inverting input is a virtual ground, but for non-inverting gains this capacitance (in conjunction with the feedback and gain resistors) creates a pole in the feedback path of the amplifier. This pole, if low enough in frequency, has the same destabilizing effect as a zero in the forward open-loop response. Hence it is important to minimize the stray capacitance at this node by removing the nearby ground plane. In addition, since the S/H output connects to this node, it is important to minimize the trace capacitance. Good practice here would be to connect the two pins with a short trace directly underneath the chip.

#### **Feedback Resistor Values**

The EL4093C has been optimized for a gain of +2 with  $R_{\rm F}=750\Omega.$  This value of feedback resistor gives a 3 dB bandwidth of 300 MHz at a gain of +2 driving a 150 $\Omega$  load. Since the amplifier inside the EL4093C uses current mode feedback, it is possible to change the value of  $R_{\rm F}$  to adjust the bandwidth. Shown in the table below are optimum feedback resistor values for different closed loop gains.

Gain	Optimum RF	BW (MHz)	Peaking (dB)
+1	910	314	0.2
+ 2	750	300	0
+ 5	470	294	0.2
-1	680	300	0

#### Autozero Interface

The autozero interface refers to the connection between the S/H output and the CFA inverting input. This interface has been greatly simplified compared to that of the EL2090C, in that the S/H output is a high impedance current source. The S/H output can be connected directly to the inverting input, and its high impedance greatly reduces the interaction between the sample & hold and the gain setting resistors. Another virtue of this interface is better gain linearity as the autozero current changes. For example, at an autozero current of 0 mA the output impedance is about 5 M $\Omega$ , dropping to 1 M $\Omega$  as the autozero current increases to 3 mA. Using  $R_F = R_G =$ 750 $\Omega$ , the closed loop gain changes only by 0.025% in this interval.

#### Applications Information - Contd.

#### Autozero Range

The autozero range is defined as the difference between the input DC level and the reference voltage to restore to. The size of this range is a function of the gain setting resistors used and the S/H output current swing. For a gain of  $\pm 2$  the optimum feedback resistor is 750 $\Omega$ , and the available S/H output current is  $\pm 5.5$  mA minimum. To determine the autozero range for this case, we refer to Figure 3 below.



Suppose that the input DC level is  $+V_{DC}$ , and that the reference voltage is 0V. We know that in feedback, the following two conditions will exist on the CFA: first, its output will be equal to 0V (due to autozero), and second, its  $V_{IN}$  – voltage is equal to the  $V_{IN}$  + voltage (i.e.  $V_{IN}$  – =  $+V_{DC}$ ). So we have a potential difference of  $+V_{DC}$  across both  $R_F$  and  $R_G$ , resulting in a current  $I_{RF} = I_{RG} = V_{DC}/750\Omega$  that must flow into each of them. This current  $I_{AZ} = (I_{RF} + I_{RG})$  must come from the S/H output. Since the maximum that  $I_{AZ}$  can be is 5.5 mA, we can solve for  $V_{DC}$  using the following:

$$I_{AZ} = \pm 5.5 \text{ mA} = 2 \left( \frac{V_{DC}}{750\Omega} \right)$$

and see that  $V_{DC} = \pm 2V$ . This range can easily accommodate most video signals.

As another example, consider the case where we are restoring to a reference voltage of +0.75V. Using the same reasoning as above, a current  $I_{RF}$  =  $(V_{DC}$  - 0.75V)/R\_{F} must flow through R\_F, and a current  $I_{RG}$  =  $V_{DC}/R_{G}$  must go into R\_G. Again, our boundary condition is that  $I_{RF}$  +  $I_{RG} \leq \pm 5.5$  mA, and we can solve for the allowable  $V_{DC}$  values using the following:

$$\pm 5.5 \text{ mA} = \frac{\text{V}_{\text{DC}} - 0.75 \text{V}}{750\Omega} + \frac{\text{V}_{\text{DC}}}{750\Omega}$$

Hence  $V_{DC}$  must be between +2.4V to -1.7V. This example illustrates that when the reference changes, the autozero range also changes. In general, the user should determine the autozero range for his/her application, and ensure that the input signal is within this range during the autozero period.

#### Autozero Loop Bandwidth

The gain-bandwidth product (GBWP) of the autozero loop is determined by the size of the hold capacitor, the value of  $R_F$ , and the transconductances (gm's) of the S/H amplifier. To begin, the S/H amplifier is modeled as in Figure 4 below. First, the input stage transconductance is represented by gm1, with the compensation capacitor given by  $C_{HOLD}$ . This stage's GBWP is thus  $gm1/(2\pi \bullet C_{HOLD}) = 1/(2\pi \bullet (350\Omega)(2.2 \text{ nF}))$ = 207 kHz. Next, since the S/H has a current output, its output stage can be modeled as a transconductance gm2, in this case having a value of  $1/(500\Omega)$ . The current from gm2 then flows through the I to V converter made up of the CFA and  $R_F$  to produce a voltage gain. Thus the GBWP of the overall loop is given by:

$$GBWP = \frac{gm1}{2\pi \bullet C_{HOLD}} (gm2 \bullet R_F)$$



With  $R_F = 750\Omega$ , a GBWP of 310 kHz is obtained. Note however that this is the small signal GBWP. As mentioned earlier, the sample and hold has special boost circuits built in which provides  $\pm 8.5$  mA of charge current during full slew. These boost circuits turn on when the S/H input differential voltage exceeds  $\pm 50$  mV. When the boosters are turned on, gm1 greatly increases and the circuit becomes nonlinear. Thus some stability issues are associated with the boosters, and they will be addressed in a later section.

#### **Charge Injection and Hold Step**

Charge injection refers to the charge transferred to the hold capacitor when switching to the HOLD mode. The charge should ideally be 0, but due to stray capacitive coupling and other effects, is typically 0.1 pC in the EL4093. This charge changes the hold capacitor voltage by  $\Delta V = \Delta Q/C_{HOLD}$ , and this  $\Delta V$  is multiplied by the output stage transconductance (gm2) to produce a change in S/H output current. This last quantity is listed as the spec  $\Delta I_{STEP}$ , and is calculated using the following:

$$\Delta I_{\text{STEP}} = \left(\frac{\Delta Q}{C_{\text{HOLD}}}\right) \bullet \text{gm2}$$

For  $C_{HOLD} = 2.2$  nF and  $gm2 = 1/(500\Omega)$ ,  $\Delta I_{STEP}$  has a typical value of 100 nA. This change in S/H output current flows through  $R_F$ , shifting the CFA output voltage. However, as we shall soon see, this shift is negligible. Assuming  $R_F = 750\Omega$ ,  $\Delta I_{STEP}$  is impressed across  $R_F$  to give  $(750\Omega)(100 \text{ nA}) = 0.08 \text{ mV}$  of change at the CFA output.

#### **Droop Rate**

When the S/H amplifier is in HOLD mode, there is a small current that leaks from the switch into the hold capacitor. This quantity is termed the droop current, and is typically 10 nA in the EL4093. This droop current produces a ramp in the hold capacitor voltage, which in turn produces a similar effect at the CFA output. The Droop Rate at the CFA output can be found using the equation below:

$$Droop = \frac{I_{DROOP}}{C_{HOLD}} (gm2 \bullet R_F)$$

Assuming  $R_F = 750\Omega$  and  $C_{HOLD} = 2.2 \text{ nF}$ , the drift in the CFA output due to droop current is about 7  $\mu V/\mu s$ . Recall that in NTSC applications, there is about 60  $\mu s$  between autozero periods. Thus there is 7  $\mu V/\mu s$ )(60  $\mu s$ ) = 0.4 mV, or less than 0.1 IRE, of drift over each NTSC scan line. This drift is negligible in most applications.

#### Applications Information - Contd.

#### **Choice of Hold Capacitor**

The EL4093 has been designed to work with a hold capacitor of 2.2 nF. With this value of C<sub>HOLD</sub>, the droop rate and hold step are negligibly small for most applications. In addition, with the special boost circuits inside the S/H, fast acquisition is possible even using a hold capacitor of this size. Figure 5 below shows the input and output of the DC-restored amplifier while the S/H is in sample mode. Applying a +1V step to the non-inverting input of the CFA, the output of the CFA jumps to +2V. The S/H, however, then tries to autozero the system by driving the CFA output back to the reference voltage. Since the input differential across the S/H is initially +2V, the boost circuits turn on and supply 8.5 mA of charge current to the hold capacitor. The boost circuit remains on until the CFA output has come to within 50 mV of the reference. Note that this event took only 320 ns; settling to within 1% of the final value takes another 2  $\mu$ s. Thus for a 1V input step, acquisition takes only one to two NTSC scan lines.



Figure 5. Autozero Mechanism Restores Amplifier Output to Ground after +1V Step at Input

A natural question arises as to whether there are other  $C_{HOLD}$  values that can be used. In one direction, increasing  $C_{HOLD}$  will further reduce the droop and hold step, but lengthen the acquisition time. Since the droop and hold step are already small to begin with, there is no apparent advantage to increasing  $C_{HOLD}$ .

In the other direction, decreasing  $C_{HOLD}$  would increase the droop and hold step but shorten the acquisition time. There is, however, a caveat to reducing  $C_{HOLD}$ : too small a  $C_{HOLD}$  would cause the autozero loop to oscillate. The reason is that when the S/H boost circuit turns on, the input stage gm increases drastically and the circuit becomes nonlinear. A sufficiently large  $C_{HOLD}$  must be used to suppress the non-linearity and force the loop to settle. For example, it has been found that a  $C_{HOLD}$  of 470 pF results in 1 V<sub>P-P</sub> oscillation around 10 MHz at the CFA output.

The minimum recommended value for  $C_{HOLD}$  is 2.2 nF. With this value the loop remains stable over the entire operating temperature range  $(-40^{\circ}\text{C to} + 85^{\circ}\text{C})$ . The greatest instability occurs at low temperatures, where we observe from the performance curves that the S/H gm's, and hence the GBWP, are at their maximum. If the operating range is restricted to room temperature or above, then 1.5 nF is sufficient to keep the loop stable. At this value of  $C_{HOLD}$  the acquisition time reduces to about 1.5  $\mu$ s.

#### Video Performance and Application

Although the EL4093 is intended for high speed video applications such as SVGA, it also offers excellent performance for NTSC, with 0.04% dG and  $0.02^{\circ}$  dP at 3.58 MHz. Some application considerations, however, are required for handling NTSC signals.

Referring back to Figure 2, recall that typically, the autozero interval lies in the back porch portion of video containing the colorburst pulse. When the S/H compares the video to the reference voltage during this period, the colorburst (40 IRE<sub>P.P</sub>) triggers the S/H boost circuit and prevents the autozero loop from settling.

#### Applications Information - Contd.

A remedy for this situation is to attenuate the colorburst before applying it to the S/H input. Figure 6 below shows a 3.58 MHz chroma trap which would notch out the colorburst while preserving the video DC level.



Figure 6. Colorburst Trap for NTSC Applications

One may be tempted to use a RC lowpass filter to suppress the colorburst, as shown in Figure 7 below. This technique, however, poses several problems. First, to obtain enough attenuation, we need to set the pole frequency 10 to 20 times lower than 3.58 MHz. This pole, being close to the auto zero loop pole, would destabilize the system and cause the loop to oscillate.



Figure 7. Caution: Lowpass Filter Does Not Work in NTSC Applications

Although we can cancel this pole by introducing a zero, the RC network introduces a time delay between the CFA output and the S/H input. This has undesirable effects in some NTSC applications, as Figure 8 below illustrates. There is only 0.6  $\mu$ s from the rising edge of sync to the colorburst. If we are autozeroing over the back porch, the autozero period would begin somewhere in this 0.6  $\mu$ s interval. Since the edge of sync is now delayed by the RC network, autozero begins before the video back porch reaches its final value. Consequently, the autozero loop performs a correction on every line and never settles.



#### Applications Information - Contd.

If the video does not contain any AC components during the autozero level (e.g. RGB video), then the above networks are not needed and the CFA output can be connected directly to the S/H input.

#### **Power Dissipation**

The EL4093 current feedback amplifier has an absolute maximum of  $\pm 30$  mA output current drive. This is slightly more than the current required to drive  $\pm 2V$  into  $75\Omega$ . To see how much the junction temperature is raised in this worst case, we refer to the equations below:

$$\mathbf{T}_{\mathbf{JMAX}} = \mathbf{T}_{\mathbf{MAX}} + (\theta_{\mathbf{JA}} \bullet \mathbf{PD}_{\mathbf{MAX}})$$

where:

 $T_{MAX}$  = Maximum Ambient Temperature

 $\theta_{JA}$  = Thermal Resistance of the Package

 $PD_{MAX} = Maximum Power Dissipation of the CFA and S/H amplifier in the Package$ 

 $\mathrm{PD}_{\mathrm{MAX}}$  for either the CFA or the S/H amplifier can be calculated as follows:

$$\begin{split} \mathtt{PD}_{MAX} &= \left( 2 \bullet V_S \bullet I_{SMAX} \right) \\ &+ \left( \mathtt{V}_S - \mathtt{V}_{OUTMAX} \right) \bullet \left( \mathtt{V}_{OUTMAX} / \mathtt{R}_L \right) \end{split}$$

where:

vs	= Supply Vo	ltage		
I <sub>SMAX</sub>	= Maximum Amplifier	Supply	Current	of
V <sub>OUTMAX</sub>	= Maximum Application	Output n	Voltage	of
<b>P</b> -	= I and Resid	tance		

 $R_L$  = Load Resistance

For the EL4093, the maximum supply current is 11.5 mA on  $V_S = \pm 5V$ . Assume that in the worst case, the CFA output swings  $\pm 2V$  into  $75\Omega$ . Since the S/H has a current output, we assume that it is at maximum current swing ( $\pm 5.5$  mA) but at a mid-rail output voltage (0V). With the above assumptions, PD<sub>MAX</sub> for the EL4093 is 223 mW, and using the thermal resistance of a narrow SO package ( $120^{\circ}C/W$ ), this yields a temperature increase of  $27^{\circ}C$ . Since the maximum ambient temperature is  $85^{\circ}C$ , the resulting junction temperature of  $112^{\circ}C$  is still below the maximum.

Please note that there is no short-circuit protection on the EL4093 CFA output, and hence the minimum short circuit current (60 mA) is greater than the absolute maximum output current. Maintaining the EL4093 in this state for more than a few seconds may cause the part to exceed  $T_{\rm JMAX}$ , in addition to metal migration problems.

#### General Disclaimer

Specifications contained in this data sheet are in effect as of the publication date shown. Elantec, Inc. reserves the right to make changes in the circuitry or specifications contained herein at any time without notice. Elantec, Inc. assumes no responsibility for the use of any circuits described herein and makes no representations that they are free from patent infringement.



#### Elantec, Inc.

January 1996 Rev B

1996 Tarob Court Milpitas, CA 95035 Telephone: (408) 945-1323 (800) 333-6314 Fax: (408) 945-9305 European Office: 44-71-482-4596

#### WARNING - Life Support Policy

Elantec, Inc. products are not authorized for and should not be used within Life Support Systems without the specific written consent of Elantec, Inc. Life Support systems are equipment intended to support or sustain life and whose failure to perform when properly used in accordance with instructions provided can be reasonably expected to result in significant personal injury or death. Users contemplating application of Elantec, Inc. products in Life Support Systems are requested to contact Elantec, Inc. factory headquarters to establish suitable terms & conditions for these applications. Elantec, Inc.'s warranty is limited to replacement of defective components and does not cover injury to persons or property or other consequential damages.

Printed in U.S.A.