



## **Dual P-Channel 1.8-V (G-S) MOSFET**

#### **CHARACTERISTICS**

- P-Channel Vertical DMOS
- Macro Model (Subcircuit Model)
- Level 3 MOS


- · Apply for both Linear and Switching Application
- Accurate over the -55 to 125°C Temperature Range
- Model the Gate Charge, Transient, and Diode Reverse Recovery Characteristics


#### **DESCRIPTION**

The attached spice model describes the typical electrical characteristics of the p-channel vertical DMOS. The subcircuit model schematic is extracted and optimized over the -55 to  $125^{\circ}$ C temperature ranges under the pulsed 0-to-5V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched  $C_{\rm gd}$  model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device(s).

### SUBCIRCUIT MODEL SCHEMATIC





This document is intended as a SPICE modeling guideline and does not constitute a commercial product data sheet. Designers should refer to the appropriate data sheet of the same number for guaranteed specification limits.

Document Number: 71571 www.vishay.com 25-Feb-99 **1** 

# **SPICE Device Model Si4967DY**

# **Vishay Siliconix**



SPECIFICATIONS (T <sub>J</sub> = 25°C UNLESS OTHERWISE NOTED)				
Parameter	Symbol	Test Conditions	Typical	Unit
Static				
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_{D} = -250 \mu A$	0.81	V
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	$V_{DS} \ge -5 \text{ V}, V_{GS} = -4.5 \text{ V}$	189	Α
Drain-Source On-State Resistance <sup>a</sup>		$V_{GS} = -4.5 \text{ V}, I_D = -7.5 \text{ A}$	0.019	Ω
	r <sub>DS(on)</sub>	$V_{GS} = -2.5 \text{ V}, I_D = -6.7 \text{ A}$	0.025	
		$V_{GS} = -1.8 \text{ V}, I_D = -5.4 \text{ A}$	0.037	
Forward Transconductance <sup>a</sup>	g <sub>fs</sub>	$V_{DS} = -10 \text{ V}, I_{D} = -7.5 \text{ A}$	29	S
Diode Forward Voltage <sup>a</sup>	$V_{SD}$	$I_{S} = -1.7 \text{ A}, V_{GS} = 0 \text{ V}$	0.81	V
Dynamic <sup>b</sup>				
Total Gate Charge <sup>b</sup>	Qg	$V_{DS} = -6 \text{ V}, V_{GS} = -10 \text{ V}, I_D = -7.5 \text{ A}$	35	nC
Gate-Source Charge <sup>b</sup>	$Q_{gs}$		7	
Gate-Drain Charge <sup>b</sup>	$Q_{gd}$		7	
Turn-On Delay Time <sup>b</sup>	$t_{d(on)}$	$V_{DD} = -6 \text{ V, } R_L = 10 \Omega$ $I_D \cong -1 \text{ A, } V_{GEN} = -10 \text{ V, } R_G = 6 \Omega$ $I_F = -1.7 \text{ A, } \text{ di/dt} = 100 \text{ A/}\mu\text{s}$	38	ns
Rise Time <sup>b</sup>	t <sub>r</sub>		25	
Turn-Off Delay Time <sup>b</sup>	$t_{\text{d(off)}}$		189	
Fall Time <sup>b</sup>	t <sub>f</sub>		41	
Source-Drain Reverse Recovery Time	t <sub>rr</sub>		67	

www.vishay.com Document Number: 71571 25-Feb-99


a. Pulse test; pulse width  $\leq$  300  $\mu$ s, duty cycle  $\leq$  2%. b. Guaranteed by design, not subject to production testing.








# Vishay Siliconix


## COMPARISON OF MODEL WITH MEASURED DATA (TJ=25°C UNLESS OTHERWISE NOTED)














Note: Dots and squares represent measured data.

Document Number: 71571 www.vishay.com 25-Feb-99 3