



Dual P-Channel 1.8-V (G-S) MOSFET

CHARACTERISTICS

- P-Channel Vertical DMOS
- Macro Model (Subcircuit Model)
- Level 3 MOS


- · Apply for both Linear and Switching Application
- Accurate over the -55 to 125°C Temperature Range
- Model the Gate Charge, Transient, and Diode Reverse Recovery Characteristics


DESCRIPTION

The attached spice model describes the typical electrical characteristics of the p-channel vertical DMOS. The subcircuit model schematic is extracted and optimized over the -55 to 125° C temperature ranges under the pulsed 0-to-5V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched $C_{\rm gd}$ model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device(s).

SUBCIRCUIT MODEL SCHEMATIC





This document is intended as a SPICE modeling guideline and does not constitute a commercial product data sheet. Designers should refer to the appropriate data sheet of the same number for guaranteed specification limits.

Document Number: 71570 www.vishay.com

SPICE Device Model Si4965DY

Vishay Siliconix



SPECIFICATIONS (T _J = 25°C UNLESS OTHERWISE NOTED)				
Parameter	Symbol	Test Condition	Typical	Unit
Static				
Gate Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_{D} = -250 \mu A$	0.82	V
On-State Drain Current ^a	$I_{D(on)}$	$V_{DS} \ge -5 \text{ V}, V_{GS} = -4.5 \text{ V}$	213	Α
Drain-Source On-State Resistance ^a		$V_{GS} = -4.5 \text{ V}, I_D = -8 \text{ A}$	0.017	Ω
	r _{DS(on)}	$V_{GS} = -2.5 \text{ V}, I_D = -7 \text{ A}$	0.023	
		$V_{GS} = -1.8 \text{ V}, I_D = -5.8 \text{ A}$	0.035	
Forward Transconductance ^a	g _{fs}	$V_{DS} = -5 V, I_{D} = -8 A$	23	S
Diode Forward Voltage ^a	V _{SD}	$I_{S} = -1.7 \text{ A}, V_{GS} = 0 \text{ V}$	0.79	V
Dynamic ^b				
Total Gate Charge	Qg	$V_{DS} = -4 \text{ V}, V_{GS} = -4.5 \text{ V}, I_D = -8 \text{ A}$	35	nC
Gate-Source Charge	Q_{gs}		7.5	
Gate-Drain Charge	Q_{gd}		5	
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = -4 \text{ V, } R_L = 4 \Omega$ $I_D \cong -1 \text{ A, } V_{GEN} = -4.5 \text{ V, } R_G = 6 \Omega$ $I_F = -1.7 \text{ A, } \text{ di/dt} = 100 \text{ A/}\mu\text{s}$	54	ns
Rise Time	t _r		31	
Turn-Off Delay Time	$t_{d(off)}$		167	
Fall Time	t _f		36	
Source-Drain Reverse Recovery Time	t _{rr}		57	

www.vishay.com Document Number: 71570 30-Nov-98


a. Pulse test; pulse width \leq 300 μ s, duty cycle \leq 2%. b. Guaranteed by design, not subject to production testing.








Vishay Siliconix


COMPARISON OF MODEL WITH MEASURED DATA (TJ=25°C UNLESS OTHERWISE NOTED)














Note: Dots and squares represent measured data.

 Document Number: 71570
 www.vishay.com

 30-Nov-98
 3