

## SPICE Device Model Si4946EY

### **Vishay Siliconix**

## Dual N-Channel 50-V (D-S) Dual MOSFET

#### **CHARACTERISTICS**

- N-Channel Vertical DMOS
- Macro Model (Subcircuit Model)
- Level 3 MOS


- Apply for both Linear and Switching Application
- Accurate over the -55 to 125°C Temperature Range
- Model the Gate Charge, Transient, and Diode Reverse Recovery Characteristics

#### DESCRIPTION

The attached spice model describes the typical electrical characteristics of the n-channel vertical DMOS. The subcircuit model schematic is extracted and optimized over the -55 to  $125^{\circ}$ C temperature ranges under the pulsed 0-to-5V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

# A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched $C_{gd}$ model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.

#### SUBCIRCUIT MODEL SCHEMATIC



This document is intended as a SPICE modeling guideline and does not constitute a commercial product data sheet. Designers should refer to the appropriate data sheet of the same number for guaranteed specification limits.

Document Number: 71564 05-Nov-99

## **SPICE Device Model Si4649EY**

## **Vishay Siliconix**

 '

SPECIFICATIONS (T <sub>J</sub> = 25°C UNLESS OTHERWISE NOTED)					
Parameter	Symbol	Test Condition	Measured Data	Unit	
Static					
Gate Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS}$ = $V_{GS}$ , $I_D$ = 250 $\mu$ A	1.75	V	
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	$V_{DS}$ = 5 V, $V_{GS}$ = 10 V	100	А	
Drain-Source On-State Resistance <sup>a</sup>	۲ <sub>DS(on)</sub>	$V_{GS}$ = 10V, I <sub>D</sub> = 4.5 A	0.048	Ω	
		$V_{GS}$ = 4.5V, I <sub>D</sub> = 3.9 A	0.058		
Forward Transconductance <sup>a</sup>	<b>g</b> <sub>fs</sub>	$V_{DS}$ = 15 V, $I_{D}$ = 4.5 A	13	S	
Diode Forward Voltage <sup>a</sup>	V <sub>SD</sub>	$I_{\rm S}$ = 2 A, $V_{\rm GS}$ = 0 V	0.81	V	
Dynamic <sup>b</sup>					
Total Gate Charge <sup>b</sup>	Qg	$V_{\rm DS}$ = 30 V, $V_{\rm GS}$ = 10 V, $I_{\rm D}$ = 4.5 A	16	nC	
Gate-Source Charge <sup>b</sup>	Q <sub>gs</sub>		4		
Gate-Drain Charge <sup>b</sup>	Q <sub>gd</sub>		3		
Turn-On Delay Time <sup>b</sup>	t <sub>d(on)</sub>	$V_{DD}$ = 30 V, R <sub>L</sub> = 30 Ω I <sub>D</sub> $\cong$ 1 A, V <sub>GEN</sub> = 10 V, R <sub>G</sub> = 6Ω I <sub>F</sub> = 2 A, di/dt = 100 A/µs	10	ns	
Rise Time <sup>b</sup>	tr		12		
Turn-Off Delay Time <sup>b</sup>	$t_{d(off)}$		22		
Fall Time <sup>b</sup>	t <sub>f</sub>		28		
Source-Drain Reverse Recovery Time	t <sub>rr</sub>		35		


Notes a. For design aid only; not subject to production testing. b. Pulse test; pulse width  $\leq$  300  $\mu s,$  duty cycle  $\leq$  2%.



## SPICE Device Model Si4946EY

## Vishay Siliconix

COMPARISON OF MODEL WITH MEASURED DATA (TJ=25°C UNLESS OTHERWISE NOTED)



Note: Dots and squares represent measured data.

Document Number: 71564 05-Nov-99