

11C90/11C91 650 MHz Prescalers

General Description

The 11C90 and 11C91 are high-speed prescalers designed specifically for communication and instrumentation applications. All discussions and examples in this data sheet are applicable to the 11C91 as well as the 11C90.

The 11C90 will divide by 10 or 11 and the 11C91 by 5 or 6, both over a frequency range from DC to typically 650 MHz. The division ratio is controlled by the Mode Control. The divide-by-10 or -11 capability allows the use of pulse swallowing techniques to control high-speed counting modulos by lower-speed circuits. The 11C90 may be used with either ECL or TTL power supplies.

In addition to the ECL outputs Q and \overline{Q} , the 11C90 contains an ECL-to-TTL converter and a TTL output. The TTL output operates from the same V_{CC} and V_{EE} levels as the counter, but a separate pin is used for the TTL circuit V_{EE}. This minimizes noise coupling when the TTL output switches and

also allows power consumption to be reduced by leaving the separate $V_{\mbox{\scriptsize EE}}$ pin open if the TTL output is not used.

Not Intended For New Designs

To facilitate capacitive coupling of the clock signal, a 400 Ω resistor (V_{REF}) is connected internally to the V_{BB} reference. Connecting this resistor to the Clock Pulse input (CP) automatically centers the input about the switching threshold. Maximum frequency operation is achieved with a 50% duty cycle.

Each of the Mode Control inputs is connected to an internal 2 k Ω resistor with the other end uncommitted (RM₁ and RM₂). An M input can be driven from a TTL circuit operating from the same V_{CC} by connecting the free end of the associated 2 k Ω resistor to V_{CCA}. When an M input is driven from the ECL circuit, the 2 k Ω resistor can be left open or, if required, can be connected to V_{EE} to act as a pull-down resistor.

Logic Symbol



F/9892-2	

Pin Names	Description
CE	Count Enable Input (Active LOW)
CP	Clock Pulse Input
Mn	Count Modulus Control Input
MS	Asynchronous Master Set Input
Q, <u>Q</u>	ECL Outputs
QTTL	TTL Output
RMn	2 k Ω Resistor to M _n
V _{REF}	400 Ω Resistor to V _{BB}

Connection Diagram



© 1995 National Semiconductor Corporation TL/F/9892

RRD-B30M115/Printed in U. S. A.

August 1992

Absolute Maximum Ratings

Above which the useful life may be impaired If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. -65°C to +150°C Storage Temperature Maximum Junction Temperature (T_J) +150°C Supply Voltage Range -7.0V to GND $V_{\mbox{\scriptsize EE}}$ to GND Input Voltage (DC) Output Current (DC Output HIGH) -50 mA Operating Range -5.7V to -4.7V Lead Temperature

Recommended Operating Conditions

	Min	Тур	Max
Ambient Temperature (T _A)			
Commercial	0°C		+75°C
Military	-55°C		+125°C
Supply Voltage (V _{EE})			
Commercial	-5.7V	-5.2V	-4.7V
Military	-5.7V	-5.2V	-4.7V

TTL Input/Output Operation

(Soldering, 10 sec.)

DC Electrical Characteristics

Over Operating Temperature and Voltage Range unless otherwise noted, Pins 12 and 13 = GND

300°C

Symbol	Parameter	Min	Typ (Note 3)	Max	Units	Conditions
V _{IH}	Input HIGH Voltage M_1 and M_2 Inputs		4.1		v	Guaranteed Input HIGH Threshold Voltage (Note 4), $V_{CC} = V_{CCA} = 5.0V$
VIL	Input LOW Voltage M_1 and M_2 Inputs		3.3		V	Guaranteed Input LOW Threshold Voltage (Note 4), $V_{CC} = V_{CCA} = 5.0V$
V _{OH}	Output HIGH Voltage QTTL Output	2.3	3.3		v	$V_{CC} = V_{CCA} = Min,$ $I_{OH} = -640 \ \mu A$
V _{OL}	Output LOW Voltage QTTL Output		0.2	0.5	v	$V_{CC} = V_{CCA} = Min,$ $I_{OL} = 20.0 \text{ mA}$
IIL	Input LOW Current M_1 and M_2 Inputs		-2.3	-5.0	mA	$V_{CC} = V_{CCA} = Max,$ $V_{IN} = 0.4V$, Pins 6, 7 = V _{CC}
I _{SC}	Output Short Circuit Current	-20	-35	-80	mA	$V_{CC} = V_{CCA} = Max,$ $V_{OUT} = 0.0V$, Pin 14 = V_{CC}

AC Electrical Characteristics

Symbol	Parameter	Min	Тур	Max	Units	Conditions
t _{PLH} t _{PHL}	Propagation Delay, (50% to 50%) CP to QTTL	6	10	14	ns	See Figure 1
t _{PLH}	Propagation Delay, (50% to 50%) MS to QTTL		12	17	ns	
t _s	Mode Control Setup Time	4	2		ns	
t _h	Mode Control Hold Time	0	-2		ns	
t _{TLH}	Output Rise Time (20% to 80%)		10		ns	
t _{THL}	Output Fall Time (80% to 20%)		2		ns	
f _{MAX}	Count Frequency	550 600	650 650		MHz	-55°C to + 125°C 0°C to + 75°C Clock Input AC Coupled 350 mV Peak-to-Peak Sinewave (Note 5)

2

ECL Operation—Commercial Version

DC Electrical Characteristics

 V_{CC} = V_{CCA} = GND, V_{EE} = -5.2V

Symbol	Parameter	Min	Тур	Max	Units	TA	Conditions
V _{OH}	Output HIGH Voltage Q and \overline{Q}	1060 1025 980	-995 -960 -910	-905 -880 -805	mV	0°C + 25°C + 75°C	Load = 50Ω to $-2V$
V _{OL}	Output LOW Voltage Q and \overline{Q}	-1820	-1705	-1620	mV	0°C to + 75°C	
V _{IH}	Input HIGH Voltage	1135 1095 1035		840 810 720	mV	0°C + 25°C + 75°C	Guaranteed Input HIGH Signal (Note 6)
V _{IL}	Input LOW Voltage	1870 1850 1830		1500 1485 1460	mV	0°C + 25°C + 75°C	Guaranteed Input LOW Signal
liH	Input HIGH Current CP Input (Note 1) MS Input M ₁ and M ₂ Input			400 400 250	μΑ	+ 25°C + 25°C + 25°C	$V_{IN} = V_{IHA}$
Ι _{ΙL}	Input LOW Current	0.5			μΑ	+ 25°C	$V_{\text{IN}} = V_{\text{ILB}}$
IEE	Power Supply Current	-110 -119	-75		mA	0°C to + 75°C	Pins 6, 7, 13 not connected
V_{EE}	Operating Supply Voltage Range	-5.7	-5.2	-4.7	v	0°C to + 75°C	
V _{REF}	Reference Voltage	- 1550		-1150	mV	+ 25°C	$V_{RM_1} = V_{RM_2} = -5.2V$ $I_N = -10.0 \ \mu A$

AC Electrical Characteristics $T_A = 0^{\circ}C$ to $+75^{\circ}C$, $V_{CC} = V_{CCA} = GND$, V_{CE}

Symbol	Parameter	0°C		+ 25°C		+75°C	Unite	Conditions
Cymbol	rarameter	Тур	Min	Тур	Max	Тур	onito	Conditions
t _{PLH} t _{PHL}	Propagation Delay, (50% to 50%) CP to Q	1.8	1.3	2.0	3.0	2.5	ns	Output: $R_L = 50\Omega$ to $-2.0V$
t _{PLH}	Propagation Delay, (50% to 50%) MS to Q	3.7		4.0	6.0	4.5	ns	Input: $t_{i} = t_{f} = 20 \pm 0.1 \text{ ns}$
t _s	Setup Time, M to CP	2.0	4.0	2.0		2.0	ns	(20% to 80%) See <i>Figure 1</i>
t _h	Hold Time, M to CP	-2.0	0.0	-2.0		-2.0	ns	
t _{TLH}	Output Rise Time (20% to 80%)	1.0		1.0	2.0	1.0	ns	
t _{THL}	Output Fall Time (80% to 20%)	1.0		1.0	2.0	1.0	ns	
f _{MAX}	Maximum Clock Frequency	650	600	650		625	MHz	AC Coupled Input 350 mV Peak-to-Peak. f_{MAX} is Guaranteed to be 575 MHz Min at 0°C to +75°C.

ECL Operation—Military Version

DC Electrical Characteristics

Symbol	Parameter	Min	Тур	Max	Units	TA	Conditions
V _{OH}	Output HIGH Voltage Q and \overline{Q}	-1100 -980 -910	1030 910 820	-900 -820 -670	mV	−55°C +25°C +125°C	Load = 100Ω to $-2V$
V _{OL}	Output LOW Voltage Q and \overline{Q}	-1820	-1705	-1620	mV	−55°C to +125°C	
V _{IH}	Input HIGH Voltage	1190 1095 975		-905 -810 -690	mV	−55°C +25°C +125°C	Guaranteed Input HIGH Signal (Note 6)
V _{IL}	Input LOW Voltage	1890 1850 1800		1525 1485 1435	mV	−55°C +25°C +125°C	Guaranteed Input LOW Signal
I _{IH}	Input HIGH Current CP Input (Note 1) MS Input M ₁ and M ₂ Input			400 400 250	μΑ	+ 25°C + 25°C + 25°C	$v_{IN} = v_{IHA}$
Ι _{ΙL}	Input LOW Current	0.5			μΑ	+ 25°C	$V_{IN} = V_{ILB}$
I _{EE}	Power Supply Current	-110	-75		mA	+ 25°C	Pins 6, 7, 13 not connected
			-119		mA	−55°C to +125°C	
V_{EE}	Operating Supply Voltage Range	-5.7	-5.2	-4.7	v	−55°C to +125°C	
V_{REF}	Reference Voltage	- 1550		-1150	mV	+ 25°C	$V_{RM_1} = V_{RM_2} = -5.2V$ $I_N = -10.0 \ \mu A$

AC Electrical Characteristics

 $T_{A}=~-55^{\circ}C$ to $~+125^{\circ}C,~V_{CC}=~V_{CCA}=~GND,~V_{EE}=~-5.2V$

Symbol	Parameter	−55°C		+ 25°C		+ 125°C	Unite	Conditions
Gymbol	rarameter	Тур	Min	Тур	Max	Тур	onits	Conditions
t _{PLH} t _{PHL}	Propagation Delay, (50% to 50%) CP to Q	1.5	1.3	2.0	3.0	3.0	ns	Output: $R_L = 50\Omega$ to $-2.0V$
t _{PLH}	Propagation Delay, (50% to 50%) MS to Q	3.5		4.0	6.0	5.0	ns	Input: $t_1 = t_2 = 2.0 \pm 0.1 \text{ ps}$
ts	Setup Time, M to CP	2.0	4.0	2.0		2.0	ns	(20% to 80%)
t _h	Hold Time, M to CP	-2.0	0.0	-2.0		-2.0	ns	See Figure 1
t _{TLH}	Output Rise Time (20% to 80%)	1.0		1.0	2.0	1.0	ns	
t _{THL}	Output Fall Time (80% to 20%)	1.0		1.0	2.0	1.0	ns	
f _{MAX}	Maximum Clock Frequency	700	600	650		600	MHz	AC Coupled Input 350 mV Peak-to-Peak. f_{MAX} is Guaranteed to be 550 MHz Min at -55° C to $+125^{\circ}$ C.

Note 1: Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.

Note 2: The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltage extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.

Note 3: Typical limits are at V_{CC} = 5.0V and T_{A} = $\,+\,25^{\circ}C.$

Note 4: The M_1 and M_2 threshold specifications are normally referenced to the V_{CC} potential, as shown in the ECL operation tables. Using V_{EE} (GND) as the reference, as in normal TTL practice, effectively makes the threshold vary directly with V_{CC} . Threshold is typically 1.3V below V_{CC} (e.g., +3.7V at $V_{CC} = +5V$). A signal swing about threshold of $\pm 0.4V$ is adequate, which gives the state V_{H1} and V_{L1} values. The internal 2 k Ω resistors are intended to pull TTL outputs up to the required V_{H1} range, as discussed in the Functional Description and shown in *Figure 5*.

Note 5: TTL Output Signal swing is guaranteed at f_{MAX} over temperature range.

Note 6: M_1 or M_2 can be tied to V_{CC} for fixed divide-by-ten operation.



Functional Description

The 11C90 contains four ECL Flip-Flops, an ECL to TTL converter and a Schottky TTL output buffer with an active pull-up. Three of the Flip-Flops operate as a synchronous shift counter driving the fourth Flip-Flop operating as an asynchronous toggle. The internal feedback logic is such that the TTL output and the Q ECL output are HIGH for six clock periods and LOW for five clock periods. The Mode Control (M) inputs can modify the feedback to make the output HIGH for five clock periods and LOW for five clock periods, as indicated in the Count Sequence Table.

The feedback logic is such that the instant the output goes HIGH, the circuit is already committed as to whether the output period will be 10 or 11 clock periods long. This means that subsequent changes in an M input signal, including decoding spikes, will have no effect on the current output period. The only timing restriction for an M input signal is that it be in the desired state at least a setup time before the clock that follows the HHLL state shown in the table. The allowable propagation delay through external logic to an M input is maximized by designing it to use the positive transition of the 11C90 output as its active edge. This gives an allowable delay of ten clock periods, minus the CP to Q delay of the 11C90 and the M to CP setup time. If the external logic uses the negative output transition as its active edge, the allowable delay is reduced to five clock periods minus the previously mentioned delay and setup time.

Capacitively coupled triggering is simplified by the 400 $\!\Omega$ resistor which connects pin 15 to the internal V_{BB} reference. By connecting this to the CP input, as shown in Figure 3, the clock is automatically centered about the input threshold. A clock duty cycle of 50% provides the fastest operation, since the Flip-Flops are Master-Slave types with offset clock thresholds between master and slave. This feature ensures that the circuit will operate with clock waveforms having very slow rise and fall times, and thus, there is no maximum frequency restriction. Recommended minimum and maximum clock amplitude as a function of a frequency and temperature are shown in the graph labeled Figure 2. When the CP or any other input is driven from another ECL circuit, normal ECL termination methods are recommended. One method is indicated in Figure 4. Other ECL termination methods are discussed in the F100K ECL Design Guide (Section 5 of Databook).





FIGURE 4. Clocking by ECL Source via Terminated Line

When an M input is to be driven from a TTL output operating from the same V_{CC} and ground (V_{EE}), the internal 2 kΩ resistor can be used to pull the TTL output up as shown in *Figure 5*. Some types of TTL outputs will only pull up to within two diode drops of V_{CC}, which is not high enough for 11C90 inputs. The resistor will pull the signal up through the threshold region, although this final rise may be somewhat slow, depending on wiring capacitance. A resistor network that gives faster rise and also lower impedance is shown in *Figure 6*.



Functional Description (Continued)

The ECL outputs have no pull-down resistors and can drive series or parallel terminated transmission lines. For short interconnections that do not require impedance matching, a 270 Ω to 510 Ω resistor to V_{EE} can be used to establish the V_{OL} level. Both V_{CC} pins must always be used and should

be connected together as close to the package as possible. Pin 12 must always be connected to the V_{EE} side of the supply, while pin 13 is required only if the TTL output is used. Low impedance V_{CC} and V_{EE} distribution and RF by-pass capacitors are recommended to prevent crosstalk.

Logic Diagram 11C90



Note: This diagram is provided for understanding of logic operation only. It should not be used for evaluation of propagation delays as many internal functions are achieved more efficiently than shown.

	Q ₁	Q ₂	Q ₃	$Q_4(QTTL)$
	н	н	н	
÷10	→ L	н	н	н
	L	L	н	н
	L	L	L	н
	н	L	L	н
	н	н	L	н
	L	н	н	L
	L	L	н	L
	L	L	L	L
	н	L	L	L
L	— н	н	L	LJ

Count Sequence Table 11C90

Operating Mode Table 11C90

	Output			
MS	CE	M ₁	M ₂	Response
Н	х	х	х	Set HIGH
L	н	Х	Х	Hold
L	L	L	L	÷11
L	L	н	Х	÷10
L	L	Х	н	÷10

H = HIGH Voltage Level

L = LOW Voltage Level X = Don't Care

Note: A HIGH on MS forces all Qs HIGH.

7



8



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications