INTERSIL

FEATURES

- Uses Patented AIM Programming Element for - Superior Reliability - High Programming Yield - Fast Programming Speed < 1 sec - TTL Processing Compatibility Low Power Consumption 1.5 mW/bit
- Operating Speed

 Address to Output 50nS

- **Bus Organized Systems**

APPLICATIONS

- Code Conversion Logic Implementation
- Microprogramming Look-up Tables Control of Sequential Circuits
- **Character Generation**

IM5600/IM5610 **256 Bit Bipolar Read Only Memory**

GENERAL DESCRIPTION


The Intersil IM5600 and IM5610 are high speed, electrically programmable, fully decoded, bipolar 256 bit read only memories organized as 32 words by 8 bits. On-chip address decoding, chip enable input and uncomitted collector or three-state outputs provide for simplified memory expansion and use in bus organized systems.

Unprogrammed AIM elements are sensed as ZERO's or low logic levels at the outputs. Programming with a commercially available programmer irreversibly converts selected elements in the array so that they are sensed as ONE's or high logic levels.

The following companies make programmers approved by Intersil:

1. Data I/O Corp., P.O. Box 1603, Bellevue, Wash. 98009

2. PRO-LOG Corp., 2411 Garden Rd., Monterey, CA 93940 Detailed programming specifications for all Intersil PROMs are presented in the Intersil BIPOLAR PROM PROGRAMMING SPECIFICATION Data Sheet.



8.39

This Material Copyrighted By Its Respective Manufacturer

IM5600/IM5610

INNERSIL

.

ABSOLUTE MAXIMUM RATINGS

Supply Voltage	v
Input Voltage Applied	v
Output Voltage Applied	с
Output Voltage Applied (Programming Only)	v
Current Into Output (Programming Only)	Ą
Storage Temperature65° C to +150° C	2
Operating Temperature Range*	
(IM5600C and IM5610C)	С
(IM5600M and IM5610M)	2

*Operating temperature is defined as ambient temperature for the DIP and case temperature for the flatpack. Case temperature is measured directly below the die.

DC CHARACTERISTICS

		LIMITS $V_{CC} = 5.0V \pm 5\%$ $T = 0^{\circ}C$ to +75°C			LIMITS V _{CC} = 5.0V ±10% T = -55°C to +125°C					
SYMBOL	CHARACTERISTICS	MIN	ТҮР	MAX	MIN TYP		MAX	UNITS	CONDITIONS	
IFA	Address Input Load Current		~0.63	-1.0		-0.63	-1.0		V _A = 0.4V	
IFE	Chip Enable Input Load Current		-0.63	-1.0		-0.63	1.0	- mA	$V_{\overline{CE}} = 0.4V$	
IRA	Address Input Leakage Current		5.0	40		5.0	60		V _A = 4.5V	
IRE	Chip Enable Input Leakage Current		5.0	40		5.0	60	μĄ	VCE = 4.5V	
Vol	Output Low Voltage		0.3	0.45		0.3	0.45	-	$I_{OL} = 16 \text{ mA}$ $V_{CE} = 0.4V$ '0' bit is addressed.	
VIL	Input Low Voltage			0.8]	0.8	l v		
ViH	Input High Voltage	- 2.0			2.0			1		
Vc	Input Clamp Voltage		-0.9	-1.5		0.9	-1.5		l _{IN} = -10 mA	
BVIN	Input Breakdown Voltage	5.5	6.5		5.5	6.5		1	l _{IN} = 1.0 mA	
lcc	Power Supply Current		75	100		75	100	mA	Inputs Either Open or at Ground	
Io (High R State)	Output Leakage Current		<1.0	40		<1.0	100		$V_0 = 5.5V, V_{CE} = 2.4V$	
Io (High R State)	Output Leakage Current		<-1.0	-40		<-1.0	-100	μΑ	$V_0 = 0.4V, V_{CE} = 2.4V$	
CIN	Input Capacitance		5.0			5.0			$V_{IN} = 2.0V, V_{CC} = 0V$	
COUT	Output Capacitance		7.0			7.0		pF	$V_0 = 2.0V, V_{CC} = 0V$	

8

The following are guaranteed characteristics of the output high level state when the chip is enabled ($\overline{CE} = 0.4V$) and a programmed bit is addressed. These characteristics cannot be tested prior to programming but are guaranteed by design.

IOLK	Output Leakage Current		<1.0	100		<1.0	-100	μA	$V_0 = 5.5V, V\overline{CE} = 0.4V$
V _{OH} (IM5610)	Output High Voltage	2.4	3.2		2.4	3.2	-		IOH = -1.0 mA (IM5610M) Iон = -2.4 mA
ISC (IM5610)	Output Short Circuit	-15	30	60	-15	-30	-60	mA	(IM5610C) Vo = 0V

NOTE 1: Typical characteristics are for $V_{CC} = 5.0V$, $T_A = 25^{\circ}C$.

8-40

This Material Copyrighted By Its Respective Manufacturer

IM5600/IM5610

INTERSIL

SWITCHING CHARACTERISTICS

	CHARACTERISTIC	Vcc	AITS = 5V 25°C	Vcc =	MITS = 5V ±5% C to +75°C	LII V _{CC} = T _A = -55°		
SYMBOL		MIN	MAX	MIN	MAX	MIN	MAX	UNITS
taa	Address Access Time	20	50	20	65	20	75	>
tdis	Output Disable Time*	10	40	10	50	10	60	ns
t _{en}	Output Enable Time*	5	40	5	50	5	60	

* Output disable time is the time taken for the output to reach a high resistance state when the chip enable is taken high. Output enable time is the time taken for the output to become active when the chip enable is taken low. The high resistance state is defined as a point on the output waveform equal to a ΔV of 0.5V from the active output level.

SWITCHING WAVEFORMS




FIGURE 1: Access Time Via Address Input




FIGURE 3: Output Stage Schematics

SWITCHING TIME TEST CONDITIONS




FIGURE 4: Output Load Circuit

SWITCHING	1	IM5600		IM5610			
PARAMETER	R1	R 2	CL	R1	R ₂	C∟	
taa	3000	600Ω	30 pF	300Ω	600Ω	30 pF	
t _{dis} '1'	∞	3.3 κΩ	10 pF	×	600Ω	10 pF	
t _{dis} '0'	300 Ω	600Ω	10 pF	300Ω	600Ω	10 pF	
ten (1)	∞	3.3 ΚΩ	30 pF		600Ω	30 pF	
t _{en '0'}	3000	600M	30 pF	300Ω	600A	30 pF	

INPUT CONDITIONS

Amplitude — 0V to 3V Rise and Fall Time — 5 ns From 1V to 2V Frequency — 1 MHz

8-41

This Material Copyrighted By Its Respective Manufacturer




FIGURE 2: Output Disable And Enable Time

8