

DM7556/DM8556 TRI-STATE® Programmable Binary Counters

General Description

These circuits are synchronous, edge-sensitive, fully-programmable 4-bit counters. The counters feature both conventional totem-pole and TRI-STATE outputs; such that when the outputs are in the high impedance mode, they can be used to enter data from the bus lines. In addition, the clear input operates completely independent of all other inputs. During the programming operation, data is loaded into the flip-flops on the positive-going edge of the clock pulse. To facilitate cascading of these counters, the MAX COUNT output can be tied directly into the count enable input of the next counter.

Features

- Typical clock frequency 35 MHz
- TRI-STATE outputs
- Fully independent clear
- Synchronous loading
- Cascading circuitry provided internally

TL/F/6588-1

Connection Diagram





Function Table

Control Inputs				I/O Ports				Active Outputs				
LOAD	CE	CLK	OD	Reset	1/0 _A	I/O _B	I/O _C	I/O _D	QA	QB	QC	QD
н	х	Х	L	н	L	L	L	L	L	L	L	L
н	X	x	н	н	z	Z	Z	Z	L	L	L	L
н	X	L	L	L	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}
н	X	L	н	L	z	Z	Z	Z	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}
L	н	↑	L	L	a	b	с	d	Α	В	С	D
н	L	↑	L	L	COUNT COUNT							
н	L	↑	н	L	Z Z Z Z COUNT							
The I/O pir when \overline{LOA} H = High L = Low L X = Don't	ns are u D input Level (S .evel (S Care ir	used as ir is High a Steady S Steady St ncluding f	nputs wi and OD tate) ate) transitio	hen they ar is Low. ns	e TRI-ST	ATED, an	d the LOA	ND input is	s Low. Th	ney are o	utputs ar	nd activ
a, b, c, d = The level of the steady state input at inputs A, B, C, D respectively												
$A_{A,0}$, $B_{B,0}$, $A_{C,0}$, $A_{D,0}$ = The level of $A_{A,0}$, $A_{B,0}$, $A_{C,0}$, $A_{D,0}$ respectively, before the indicated steady state input conditions were astablished												

TRI-STATE® is a registered trademark of the National Semiconductor Corporation.

© 1995 National Semiconductor Corporation TL/F/6588

RRD-B30M105/Printed in U. S. A.

August 1989

Absolute Maximum Ratings (Note) If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	5.5V
Operating Free Air Temperature Range	
DM75	-55°C to +125°C
DM85	0°C to +70°C
Storage Temperature Range	-65° C to $+150^{\circ}$ C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaran-teed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Param	eter		DM7556			DM8556		Unite
Symbol	Falain	etei	Min	Nom	Max	Min	Nom	Max	Ginta
V _{CC}	Supply Voltage		4.5	5	5.5	4.75	5	5.25	V
V _{IH}	High Level Input Voltage		2			2			V
V _{IL}	Low Level Input Voltage				0.8			0.8	V
IOH	High Level Output Curr	rent			-2			-5.2	mA
IOL	Low Level Output Current				16			16	mA
fCLK	Clock Frequency (Note	e 1)	0		25	0		25	MHz
tw	Pulse Width	Clock	25			25			
	(Note 1)	Clear	20			20			ns
		Load	30			30			
tCE	Count Enable	Setup	30			30			ne
	Time (Note 1)	Hold	-10			-10			113
tSETUP(1)	Setup Time High	Data	25			25			- ns
	Logic Level (Note 1)	Load	30			30			
t _{HOLD(1)}	(1) Hold Time High	Data	5			5			- ns
	Logic Level (Note 1)	Load	-10			-10			
tSETUP(0)	Setup Time Low	Data	30			30			
	Logic Level (Note 1)	Load	25	25		115			
t _{HOLD(0)}	Hold Time Low	Data	5			5			ne
	Logic Level (Note 1)	Load	-10			-10			1 115
T _A	Free Air Operating Ter	nperature	-55		125	0		70	°C

Note 1: $T_A=$ 25°C and $V_{CC}=$ 5V.

2

Symbol	Parameter	Condi	tions	Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_1 =$	= -12 mA			-1.5	V
V _{OH}	High Level Output Voltage	$V_{CC} = Min, I_{OH} = Max$ $V_{IL} = Max, V_{IH} = Min$		2.4			V
V _{OL}	Low Level Output Voltage	$V_{CC} = Min, I_{OI}$ $V_{IH} = Min, V_{IL}$	_ = Max = Max			0.4	V
lj –	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
IIH	High Level Input Current	$V_{CC} = Max, V_I = 2.4V$				40	μA
IIL	Low Level Input Current	V _{CC} = Max, V _I	= 0.4V			-1.6	mA
I _{OZH}	Off-State Output Current with High Level Output Voltage Applied	$\label{eq:VCC} \begin{array}{l} V_{CC} = Max, V_{O} = 2.4V \\ V_{IH} = Min, V_{IL} = Max \end{array}$				40	μΑ
I _{OZL}	Off-State Output Current with Low Level Output Voltage Applied	$\label{eq:VCC} \begin{split} V_{CC} &= Max, V_O = 0.4V \\ V_{IH} &= Min, V_{IL} = Max \end{split}$				-40	μΑ
I _{OS}	Short Circuit	V _{CC} = Max	DM75	-25		-70	– mA
	Output Current	(Note 2)	DM85	-25		-70	
lcc	Supply Current V _{CC} = N				75	100	mA

Note 1: All typicals are at V_{CC} = 5V, T_A = 25°C. Note 2: Not more than one output should be shorted at a time.

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

		From (Input) To (Output)					
Symbol	Parameter		C _L = 5 pF		C _L = 50 pF		Units
			Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency				25		MHz
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Output				22	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Output				44	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to MAX-CNT				33	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to MAX-CNT				33	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Reset to Output				44	ns
t _{PZH}	Output Enable Time to High Level Output	Output Disable to Q				20	ns
t _{PZL}	Output Enable Time to Low Level Output	Output Disable to Q				20	ns
t _{PHZ}	Output Disable Time from High Level Output	Output Disable to Q		12			ns
t _{PLZ}	Output Disable Time from Low Level Output	Output Disable to Q		20			ns











National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications