MM54HCT193/MM74HCT193 Synchronous Binary Up/Down Counters

General Description

These high speed synchronous counters utilize advanced silicon-gate CMOS technology to achieve the high noise immunity and low power consumption of CMOS technology, along with the speeds of low power Schottky TTL. The MM54HCT193/MM74HCT193 is a binary counter having two separate clock inputs, an UP COUNT input and a DOWN COUNT input. All outputs of the flip-flops are simultaneously triggered on the low-to-high transition of either clock while the other input is held high. The direction of counting is determined by which input is clocked.

This device has TTL compatible inputs. It can drive 15 LS-TTL loads.

This counter may be preset by entering the desired data on the DATA A, DATA B, DATA C, and DATA D inputs. When the LOAD input is taken low, the data is loaded independently of either clock input. This feature allows the counter to be used as a divide-by-n counter by modifying the count length with the preset inputs.

In addition, the HCT193 can also be cleared. This is accomplished by inputting a high on the CLEAR input. All 4 internal stages are set to a low level independently of either COUNT input.

Both a BORROW and CARRY output are provided to enable cascading of both up and down counting functions. The BORROW output produces a negative-going pulse when the counter underflows and the CARRY outputs a pulse when the counter overflows. The counter can be cascaded by connecting the CARRY and BORROW outputs of one device to the COUNT UP and COUNT DOWN inputs, respectively, of the next device.


All inputs are protected from damage due to static discharge by diodes to $\ensuremath{V_{CC}}$ and ground.

Features

- Low quiescent supply current: 80 μA maximum (74HCT Series)
- Low input current: 1 μ A maximum
- TTL compatible inputs

Connection Diagram

Dual-In-Line Package



Order Number MM54HCT193 or MM74HCT193

Truth Table

Count				
Un	Down	Clear	Load	Function
Up	Down			
1	Н	L	Н	Count Up
Н	1 ↑	L	Н	Count Down
X	Х	Н	X	Clear
X	X	L	L	Load

H = high level

L = low level

 \uparrow = transition from low-to-high

X = don't care

© 1995 National Semiconductor Corporation TL/F/5742

RRD-B30M105/Printed in U. S. A.

Absolute Maximum Ratings (Notes 1 and 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V _{CC})	-0.5V to $+7.0V$
DC Input Voltage (V _{IN})	$-1.5 V$ to $V_{\hbox{\footnotesize CC}}+1.5 V$
DC Output Voltage (V _{OUT})	$-0.5 V$ to $V_{\hbox{\footnotesize CC}}+0.5 V$
Clamp Diode Current (I _{IK} , I _{OK})	\pm 20 mA
DC Output Current, per Pin (I _{OUT})	\pm 25 mA
DC V _{CC} or GND Current, per Pin(I _{CC})	\pm 50 mA
Storage Temperature Range (T _{STG})	$-65^{\circ}\text{C to } + 150^{\circ}\text{C}$

Power Dissipation (P_D)

 (Note 3)
 600 mW

 S.O. Package only
 500 mW

Lead Temperature (T_L) (Soldering, 10 seconds)

Soldering, 10 seconds) 260°C

Operating Conditions								
	Min	Max	Units					
Supply Voltage (V _{CC})	4.5	5.5	V					
DC Input or Output Voltage								
(V _{IN} , V _{OUT})	0	V_{CC}	V					
Operating Temp. Range (T _A)								
MM74HCT	-40	+85	°C					
MM54HCT	-55	+125	°C					
Input Rise or Fall Times								
(t_r, t_f)		500	ns					

DC Electrical Characteristics $V_{CC} = 5V \pm 10\%$ unless otherwise specified

Symbol	Parameter	Conditions	T _A = 25°C		74HCT T _A = -40°C to 85°C	54HCT T _A = -55°C to 125°C	Units
			Тур		Guaranteed L		
V _{IH}	Minimum High Level Input Voltage			2.0	2.0	2.0	V
V _{IL}	Maximum Low Level Input Voltage			0.8	0.8	0.8	V
V _{OH}	Minimum High Level Output Voltage	$\begin{split} &V_{\text{IN}} = V_{\text{IH}} \text{ or } V_{\text{IL}} \\ & I_{\text{OUT}} = 20 \ \mu\text{A} \\ & I_{\text{OUT}} = 4.0 \ \text{mA, } V_{\text{CC}} = 4.5 \text{V} \\ & I_{\text{OUT}} = 4.8 \ \text{mA, } V_{\text{CC}} = 5.5 \text{V} \end{split}$	4.2	V _{CC} -0.1 3.98 4.98	V _{CC} -0.1 3.84 4.84	V _{CC} -0.1 3.7 4.7	V V V
V _{OL}	Maximum Low Level Voltage	$\begin{split} &V_{\text{IN}} = V_{\text{IH}} \text{ or } V_{\text{IL}} \\ & l_{\text{OUT}} = 20 \ \mu\text{A} \\ & l_{\text{OUT}} = 4.0 \ \text{mA, } V_{\text{CC}} = 4.5 \text{V} \\ & l_{\text{OUT}} = 4.8 \ \text{mA, } V_{\text{CC}} = 5.5 \text{V} \end{split}$	l	0.1 0.26 0.26	0.1 0.33 0.33	0.1 0.4 0.4	V V V
I _{IN}	Maximum Input Current	$V_{IN} = V_{CC}$ or GND, V_{IH} or V_{IL}		±0.1	± 1.0	±1.0	μΑ
Icc	Maximum Quiescent Supply Current	$V_{IN} = V_{CC}$ or GND $I_{OUT} = 0 \mu A$		8.0	80	160	μΑ
		V _{IN} = 2.4V or 0.5V (Note 4)		1.0	1.2	1.3	mA

 $[\]textbf{Note 1:} \ \textbf{Absolute Maximum Ratings are those values beyond which damage to the device may occur.}$

Note 2: Unless otherwise specified all voltages are referenced to ground.

 $[\]textbf{Note 3:} \ \ \text{Power dissipation temperature derating-plastic "N" package:} \ -12\ \text{mW}/\text{^{\circ}C from } 65\text{^{\circ}C to } 85\text{^{\circ}C; ceramic "J" package:} \ -12\ \text{mW}/\text{^{\circ}C from } 100\text{^{\circ}C to } 125\text{^{\circ}C.}$

Note 4: Measured per pin, all other inputs held at V_{CC} or GND.


AC Electrical Characteristics (Note 6) V_{CC} = 5V, T_A = 25°C, C_L = 15 pF, $t_r=t_f=6$ ns (unless otherwise specified)


Symbol	Parameter	From (Input)	To (Output)	Conditions	Тур	Guaranteed Limit	Units
f _{MAX}	Maximum Clock Frequency				35		MHz
t _{PLH, PHL}	Maximum Propagation Delay Time	Load	QA, QB, QC, QD		26		ns
t _{PLH} , PHL	Maximum Propagation Delay Time	Data A, B, C, D,	QA, QB, QC, QD		25		ns
t _{PLH, PHL}	Maximum Propagation Delay Time	Count-Up or -Down	QA, QB, QC, QD		26		ns
t _{PLH, PHL}	Maximum Propagation Delay Time	Count-Up	Carry		22		ns
t _{PLH} , PHL	Maximum Propagation Delay Time	Count-Dn	Borrow		22		ns
t _{PLH} , PHL	Maximum Propagation Delay Time	Clear	QA, QB, QC, QD		25		ns

AC Electrical Characteristics (Note 6) $V_{CC}=5V,\,\pm10\%,\,C_L=50$ pF (unless otherwise specified)

Symbol	Parameter	From (Input)	To (Output)	T=25°C	T=25°C	74HC T = -40° to 85°C	54HC T = -55° to 125°C	Units
		(mpat)	(Carpar,	Тур		Guaranteed L	imits	
f _{MAX}	Maximum Clock Frequency			32	20	16	13	MHz
t _{PLH} , PHL	Maximum Propagation Delay Time	Load	QA, QB, QC, QD	29	44	55	66	ns
t _{PLH} , _{PHL}	Maximum Propagation Delay Time	Data A	QA, QB, QC, QD	28	40	50	60	ns
t _{PLH, PHL}	Maximum Propagation Delay Time	Count-Up or -Down	QA, QB QC, QD	30	43	54	65	ns
t _{PLH} , PHL	Maximum Propagation Delay Time	Count-Up	Carry	25	30	38	45	ns
t _{PLH, PHL}	Maximum Propagation Delay Time	Count- Down	Borrow	25	30	38	45	ns
t _{PLH} , PHL	Maximum Propagation Delay Time	Clear	QA, QB QC, QD	28	35	44	53	ns
t _W	Minimum Clock Pulse Width			16	25	31	38	ns
ts	Minimum Setup Time Data before Load-LH				20	25	30	ns
t _H	Minimum Hold Time Data after Load-LH			-3	5	6	8	ns
t _{REM}	Minimum Removal Time Load to Count			-2	5	6	8	ns
t _{REM}	Minimum Removal Time Clear to Count			2	5	6	8	ns
t _W	Minimum Load Pulse Width			18	20	25	30	ns
t _W	Minimum Clear Pulse Width			8	20	25	30	ns
t _{TLH} , THL	Output Rise or Fall Time			10	15	19	22	ns
C _{PD}	Power Dissipation Capacitance			40				pF
C _{IN}	Maximum Input Capacitance			5	10	10	10	pF

Note 5: CPD determines the no load dynamic power consumption, PD=CPD VCC2 f+ICC VCC, and the no load dynamic current consumption, IS=CPD VCC f+ICC. Note 6: Refer to Section 1 for Typical MM54/74HCT AC Switchforms and Test Circuits.





Sequence:

BORROW

CLEAR PRESET


Sequence:
(1) Clear outputs to zero.
(2) Load (preset) to binary thirteen
(3) Count up to fourteen, fifteen, carry, zero, one, and two.
(4) Count down to one, zero, borrow, fifteen, fourteen, and thirteen.


Note A: Clear overrides load data, and count inputs.

Note B: When counting up, count-down input must be high; when counting down, count-up input must be high.


15

TL/F/5742-3





Physical Dimensions inches (millimeters) (Continued)



Order Number MM74HCT193N NS Package N16E

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor

National Semiconducto Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

National Semiconductor

Europe Fax: (+49) 0-180-530 85 86 Fax: (+49) U-18U-35U oo oo Email: onjwege etevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tei: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80

National Semiconductor Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd.

Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor

Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.