

Features

- Complete 1.3GHz single chip system for Digital Terrestrial Television applications
- Selectable reference division ratio, compatible with (DTT) requirements
- Optimised for low phase noise, with comparison frequencies up to 4MHz
- No RF prescaler
- Selectable reference/comparison frequency output
- Four selectable I²C bus address
- I²C fast mode compliant and compatible with 3.3 and 5V logic levels
- Four switching ports
- ESD protection, (Normal ESD Handling procedures should be observed)

Applications

- Digital Satellite ,Cable and Terrestrial tuning systems
- Communications systems

Ordering Information

SP5730A/KG/MP1S Sticks
SP5730A/KG/MP1T Tape and Reel
SP5730A/KG/QP1S Sticks
SP5730A/KG/QP1T Tape and Reel

Description

The SP5730 is a single chip frequency synthesiser designed for tuning systems up to 1.3GHz and is optimised for digital terrestrial applications.

The RF preamplifier interfaces direct with the RF programmable divider, which is of MN+A construction so giving a step size equal to the loop comparison frequency and no prescaler phase noise degradation over the RF operating range.

The comparison frequency is obtained either from an on-chip crystal controlled oscillator, or from an external source. The oscillator frequency, Fref, or phase comparator frequency, Fcomp, can be switched to the REF/COMP output providing a reference frequency for a second frequency synthesiser.

The synthesiser is controlled via an I²C bus and is fast mode compliant. It can be hard wired to respond to one of four addresses to enable two or more synthesisers to be used on a common bus.

The device contains four switching ports P0-P3.




Figure 1 Block diagram




Figure 2 Pin connections top view

Electrical Characteristics

Tamb= -40°C to 85°C, VCC= 4.5 to 5.5V

These characteristics are guaranteed by either production test or design. They apply within the specified ambient temperature and supply voltage unless otherwise stated.

Characteristic	Pin	Value			Units	Conditions
		Min	Typ	Max		
Supply current				20	mA	
RF input voltage	13,14	12.5		300	mVrms	100 MHz – 1.3GHz, see Figure. 4
RF input voltage	13,14	40		300	mVrms	50MHz - 100MHz, see Figure 4
RF input impedance	13,14					See Figure. 5
SDA, SCL	4, 5					
Input high voltage		3		5.5	V	5V I ² C logic selected
Input low voltage		0		1.5	V	5V I ² C logic selected
Input high voltage		2.3		3.5	V	3V3 I ² C logic selected
Input low voltage		0		1	V	3V3 I ² C logic selected
Input high current				10	µA	Input voltage =Vcc
Input low current				10	µA	Input voltage = Vee
Leakage current				10	µA	Vee = Vcc
Hysteresis			0.4		V	
SDA output voltage	4			0.4	V	Isink = 3mA
				0.6	V	Isink = 6mA
SCL clock rate	5			400	kH	
Charge pump output current	1					See Table 6 Vpin1 = 2V
Charge pump output leakage	1		3	10	nA	Vpin1 = 2V, Vcc = 5V, +25°C
Charge pump drive output current	16	0.5			mA	Vpin16 = 0.7V
Crystal frequency	2,3	2		20	MHz	See Figure 3 for application
Recommended crystal series resistance		10		200	Ω	4 MHz “parallel resonant” crystal.
External reference input Frequency	3	2		20	MHz	Sinewave coupled through 10 nF blocking capacitor
External reference drive level	3	0.2		0.5	Vpp	Sinewave coupled through 10 nF blocking capacitor

Electrical Characteristics (continued)T_{amb} = -40°C to 85°C, V_{cc} = 4.5 to 5.5V

These characteristics are guaranteed by either production test or design. They apply within the specified ambient temperature and supply voltage unless otherwise stated.

Characteristic	Pin	Value			Units	Conditions
		Min	Typ	Max		
Buffered REF/COMP output output amplitude output impedance	11		0.35 250		V _{pp} Ω	AC coupled 0.5-20MHz Enabled by bit RE= 1 See note 2
Phase detector Comparison frequency				4	MHz	
Equivalent phase noise at phase detector		-152 -158			dBc/Hz	SSB, within loop bandwidth F _{comp} = 2MHz F _{comp} = 125kHz
RF division ratio		56		32767		
Reference division ratio						See Table 1
Output ports P0 - P3 sink current Leakage current	6-9	2		10	mA μA	See Note 1 V _{port} = 0.7 V _{port} = V _{cc}
Address Select Input high current Input low current	10			1 -0.5	mA mA	See Figure 4 Table 3 V _{in} = V _{cc} V _{in} = V _{ee}
Logic level select Input high level Input low level Input current	6	3 0 -10		V _{cc} 1.5 10	V V μA	See note 3 5V I ² C logic selected, or open circuit 3V3 I ² C logic selected V _{in} = V _{ee} to V _{cc}

Notes:

1. Output ports high impedance on power up, with data, clock, and enable at logic '0'
2. If the REF/COMP output is not used, the output should be left open circuit or connected to V_{cc}, and disabled by setting RE = 0
3. Bi-directional port. When used as an output, the input logic state is ignored. When used as an input the port should be switched in to high impedance (off) state.

Absolute Maximum Ratings

All voltages are referred to Vee at 0V

Characteristic	Min	Max	Units	Conditions
Supply voltage, Vcc	-0.3	7	V	Transient
RF input voltage		2.5	Vpp	Differential
All I/O port DC offsets	-0.3	Vcc+0.3	V	
SDA and SCL DC offset	-0.3	6V	$\frac{V}{2}$	
Storage temperature	-55	+150	$^{\circ}\text{C}$	
Junction temperature		150	$^{\circ}\text{C}$	
QP16 thermal resistance, chip to ambient		80	$^{\circ}\text{C}/\text{W}$	
chip to case		20	$^{\circ}\text{C}/\text{W}$	
Power consumption at Vcc = 5.5V		83	mW	All ports off
ESD protection	2		kV	mil std 883 latest revision method 3015 class 1

Functional Description

The SP5730 contains all the elements necessary, with the exception of a frequency reference, loop filter and external high voltage transistor, to control a varicap tuned local oscillator, so forming a complete PLL frequency synthesised source. The device allows for operation with a high comparison frequency and is fabricated in high speed logic, which enables the generation of a loop with good phase noise performance. It can also be operated with comparison frequencies appropriate for frequency offsets as required in digital terrestrial (DTT) receivers. The block diagram is shown in Figure 2.

The RF input signal is fed to an internal preamplifier, which provides gain and reverse isolation from the divider signals. The output of the preamplifier interfaces direct with the 15-bit fully programmable divider, which is of MN+A architecture, where the dual modulus prescaler is 8/9, the A counter is 3-bits, and the M counter is 12 bits.

The output of the programmable divider is fed to the phase comparator where it is compared in both phase and frequency domain with the comparison frequency. This frequency is derived either from the on-board crystal controlled oscillator or from an external reference source. In both cases the reference frequency is divided down to the comparison frequency by the reference divider which is programmable into 1 of 29 ratios as detailed in Table 1.

The output of the phase detector feeds a charge pump and loop amplifier section, which when used with an external high voltage transistor and loop filter, integrates the current pulses into the varactor line voltage.

The programmable divider output Fpd divided by two can be switched to port P0 by programming the device into test mode. The test modes are described in Table 4.

Programming

The SP5730 is controlled by an I²C data bus and is compatible with both standard and fast mode formats and with I²C data generated from nominal 3.3V and 5V sources. The I²C logic level is selected by the bi-directional port P3/LOGLEV. 5V logic levels are selected by connecting P3/LOGLEV to Vcc or leaving open circuit and 3.3V by connecting to ground. If this port is used as an input the P3 data should be programmed to high impedance. If used as an output 5V logic only levels can be used and in this case the logic state imposed by the port on the input is ignored.

Data and Clock are fed in on the SDA and SCL lines respectively as defined by I²C bus format. The synthesiser can either accept data (write mode), or send data (read mode). The LSB of the address byte (R/W) sets the device into write mode if it is low, and read mode if it is high. Table 2 illustrates the format of the data. The device can be programmed to respond to several addresses, which enables the use of more than one synthesiser in an I²C bus system. Table 3 shows how the address is selected by applying a voltage to the 'address' input.

When the device receives a valid address byte, it pulls the SDA line low during the acknowledge period, and during following acknowledge periods after further data bytes are received. When the device is programmed into read mode, the controller accepting the data must pull the SDA line low during all status byte acknowledge periods to read another status byte. If the controller fails to pull the SDA line low during this period, the device generates an internal STOP condition, which inhibits further reading.

Write mode

With reference to Table 2, bytes 2 and 3 contain frequency information bits 2¹⁴-2⁰ inclusive. Byte 4 and byte 5 control the reference divider ratio, see Table 1, charge pump setting, see Table 6, REF/COMP output, see Table 7, output ports and test modes, see Table 4.

After reception and acknowledgement of a correct address (byte 1), the first bit of the following byte determines whether the byte is interpreted as a byte 2 or 4, a logic '0' indicating byte 2, and a logic '1' indicating byte 4. Having interpreted this byte as either byte 2 or 4 the following data byte will be interpreted as byte 3 or 5 respectively. Having received two complete data bytes, additional data bytes can be entered, where byte interpretation follows the same procedure, without readdressing the device. This procedure continues until a STOP condition is received. The STOP condition can be generated after any data byte, if however it occurs during a byte transmission, the previous byte data is retained. To facilitate smooth fine tuning, the frequency data bytes are only accepted by the device after all 15 bits of frequency data have been received, or after the generation of a STOP condition.

Read mode

When the device is in read mode, the status byte read from the device takes the form shown in Table 2.

Bit 1 (POR) is the power-on reset indicator, and this is set to a logic '1' if the Vcc supply to the device has dropped below 3V (at 25°C), e.g. when the device is initially turned ON. The POR is reset to '0' when the read sequence is terminated by a STOP command. When POR is set high this indicates that the programmed information may have been corrupted and the device reset to power up condition.

Bit 2 (FL) indicates whether the device is phase locked, a logic '1' is present if the device is locked, and a logic '0' if the device is unlocked.

Programmable features

RF programmable divider

Function as described above

Reference programmable divider

Function as described above.

Charge pump current

The charge pump current can be programmed by bits C1-C0 within data byte 5, as defined in Table 6.

Test mode

The test modes are invoked by bits REB, RS, T1 and T0 as described in Table 4.

Reference/Comparison frequency output

The reference frequency F_{ref} or comparison frequency F_{comp} can be switched to the REF/COMP output, function as defined in Table 7. RE and RS default to logic '1' during device power up, thus enabling the comparison frequency F_{comp} at the REF/COMP output.

R4	R3	R2	R1	R0	Ratio
0	0	0	0	0	2
0	0	0	0	1	4
0	0	0	1	0	8
0	0	0	1	1	16
0	0	1	0	0	32
0	0	1	0	1	64
0	0	1	1	0	128
0	0	1	1	1	256
0	1	0	0	0	Illegal state
0	1	0	0	1	5
0	1	0	1	0	10
0	1	0	1	1	20
0	1	1	0	0	40
0	1	1	0	1	80
0	1	1	1	0	160
0	1	1	1	1	320
1	0	0	0	0	Illegal state
1	0	0	0	1	6
1	0	0	1	0	12
1	0	0	1	1	24
1	0	1	0	0	48
1	0	1	0	1	96
1	0	1	1	0	192
1	0	1	1	1	384
1	1	0	0	0	Illegal State
1	1	0	0	1	7
1	1	0	1	0	14
1	1	0	1	1	28
1	1	1	0	0	56
1	1	1	0	1	112
1	1	1	1	0	224
1	1	1	1	1	448

X = don't care

Table 1 Reference division ratio

	MSB					LSB				
Address	1	1	0	0	0	MA1	MA0	0	A	Byte 1
Programmable divider	0	2 ¹⁴	2 ¹³	2 ¹²	2 ¹¹	2 ¹⁰	2 ⁹	2 ⁸	A	Byte 2
Programmable divider	2 ⁷	2 ⁶	2 ⁵	2 ⁴	2 ³	2 ²	2 ¹	2 ⁰	A	Byte 3
Control Data	1	T1	T0	R4	R3	R2	R1	R0	A	Byte 4
Control Data	C1	C0	RE	RS	P3	P2	P1	P0	A	Byte 5

Table 2 Write data format (MSB is transmitted first)

	MSB					LSB				
Address	1	1	0	0	0	MA1	MA0	1	A	Byte 1
Status byte	POR	FL	0	0	0	0	0	0	A	Byte 2

Table 2 Read data format (MSB is transmitted first)

A	:	Acknowledge bit
MA1,MA0	:	Variable address bits (see Table 3)
$2^{14}-2^0$:	Programmable division ratio control bits
R4-R0	:	Reference division ratio select (see Figure 3)
C1, C0	:	Charge pump current select (see Figure 6)
RE	:	REF/COMP output enable
RS	:	REF/COMP output select when RE=1 (see Figure 2)
T1-T0	:	Test mode control bits
P3-P0	:	P3 - P0 port output states
POR	:	Power on reset indicator
FL	:	Phase lock flag

MA1	MA0	Address input voltage level
0	0	0 - 0.1Vcc
0	1	Open circuit
1	0	0.4Vcc - 0.6Vcc #
1	1	0.9Vcc - Vcc

Programmed by connecting a $30k\Omega \pm 5\%$ resistor between pin 10 and Vcc

Table 3 Address selection

\overline{RE} .RS	T1	T0	Test mode description
0	0	0	Normal operation
1	0	0	Normal operation Port P0 = Fpd/2
X	0	1	Charge pump sink.* Status byte FL set to logic '0'
X	1	0	Charge pump source * Status byte FL set to logic '0'
X	1	1	Charge pump disabled * Status byte FL set to logic '1'

*clocks need to be present on crystal and RF inputs to enable charge pump test modes and to toggle Status byte bit FL

X = Dont Care

Table 4 Test modes

C1 byte 5, bit 1	C0 byte 5, bit 2	Current in μA		
		Min	Typ	Max
0	0	+ - 116	+ - 155	+ - 194
0	1	+ - 247	+ - 330	+ - 412
1	0	+ - 517	+ - 690	+ - 862
1	1	+ - 1087	+ - 1450	+ - 1812

Table 6 Charge pump current




Figure 3 XTAL oscillator application

RE	RS	REF/COMP OUTPUT
0	0	High impedance
0	1	High impedance Test mode enabled, see Figure 5
1	0	Fref selected
1	1	Fcomp selected

X = don't care

Table 7; REF/COMP output




Figure 4 Typical RF input sensitivity




Figure 5 RF input impedance




Figure 6 evaluation board schematic




Figure 7 Evaluation board (top view)





Figure 8 Evaluation board (bottom view)



Symbol	Control Dimensions in inches		Altern. Dimensions in millimetres	
	MIN	MAX	MIN	MAX
A	0.053	0.069	1.35	1.75
A1	0.004	0.010	0.10	0.25
A2	—	0.059	—	1.50
D	0.189	0.197	4.80	5.00
ZD	0.009	REF.	0.23	REF.
E	0.228	0.244	5.79	6.20
E1	0.150	0.157	3.81	3.99
L	0.016	0.050	0.41	1.27
e	0.025	BSC.	0.64	BSC.
b	0.008	0.012	0.20	0.30
c	0.007	0.010	0.18	0.25
theta	0°	8°	0°	8°
h	0.010	0.020	0.25	0.50
Pin features				
N	16			
Conforms to JEDEC MO-137AB Iss. A				

This drawing supersedes
418/ED/51617/001 (Swindon/Roborough)
TD/D 1028 (Oldham)

Notes:

1. The chamfer on the body is optional. If it is not present, a visual index feature, e.g. a dot, must be located within the cross-hatched area.
2. Controlling dimensions are in inches.
3. Dimension D do not include mould flash, protrusion or gate burrs. These shall not exceed 0.006" per side.
4. Dimension E1 do not include inter-lead flash or protrusion. These shall not exceed 0.010" per side.
5. Dimension b does not include dambar protrusion/intrusion. Allowable dambar protrusion shall be 0.004" total in excess of b dimension.

© Mitel					ORIGINATING SITE: SWINDON	
ISSUE	1	2			MITEL SEMICONDUCTOR	
ACN	201928	207313				
DATE	27FEB97	24AUG99				
APPRD.						
					Title: Package Outline Drawing for 16L QSOP-0.150" Body Width(QP)	
					Drawing Number GP000290	



<http://www.mitelsemi.com>

World Headquarters - Canada

Tel: +1 (613) 592 2122
Fax: +1 (613) 592 6909

North America

Tel: +1 (770) 486 0194
Fax: +1 (770) 631 8213

Asia/Pacific

Tel: +65 333 6193
Fax: +65 333 6192

**Europe, Middle East,
and Africa (EMEA)**

Tel: +44 (0) 1793 518528
Fax: +44 (0) 1793 518581

Information relating to products and services furnished herein by Mitel Corporation or its subsidiaries (collectively "Mitel") is believed to be reliable. However, Mitel assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Mitel or licensed from third parties by Mitel, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Mitel, or non-Mitel furnished goods or services may infringe patents or other intellectual property rights owned by Mitel.

This publication is issued to provide information only and (unless agreed by Mitel in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Mitel without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Mitel's conditions of sale which are available on request.

M Mitel (design) and ST-BUS are registered trademarks of MITEL Corporation
Mitel Semiconductor is an ISO 9001 Registered Company
Copyright 1999 MITEL Corporation
All Rights Reserved
Printed in CANADA

TECHNICAL DOCUMENTATION - NOT FOR RESALE