# SANYO

# LC7152, 7152M, 7152NM, 7152KM

# **Universal Dual-PLL Frequency Synthesizers**



## Overview

The LC7152, 7152M, 7152NM, 7152KM are universal dual-PLL frequency synthesizers for use in weak signal type cordless telephone applications in the USA, South Korea, and Japan, and broadcast satellite (BS) tuners in the USA and Europe.

# Features

- Dual charge pump built in for fast channel switching
- Digital lock detector enables PLL lock status check with crystal oscillator precision
- Programmable reference frequency divider supports various applications
- The LC7152NM is a built-in power-on reset circuit version of the LC7152M
- The LC7152KM is an enhanced frequency characteristics version of the LC7152M

# Functions


- 2-system PLL built-in (dual PLL)
- 16-bit programmable local-oscillator divider 1.5 to 55 MHz ( $V_{DD}$  = 2.0 to 3.3 V), LC7152KM: 55 to 80 MHz ( $V_{DD}$  = 2.7 to 3.3 V)
- 14-bit programmable reference-frequency divider 320 Hz to 640 kHz reference frequency using a 10.24 MHz crystal oscillator
- · Digital lock detector
- Dual charge pump
- Amplifier built-in for an active LPF
- Serial transmission data input (CCB format)
- LC7152NM with power-on reset circuit (pins  $\overline{\text{OUTA}}$  and  $\overline{\text{OUTB}}$  become open at power-on)
- 2.0 to 3.3 V supply voltage
- DIP24S and MFP24S packages

CCB is a trademark of SANYO ELECTRIC CO., LTD.
 CCB is SANYO's original bus format and all the bus addresses are controlled by SANYO.

## **Package Dimensions**


unit : mm

#### 3067-DIP24S





#### 3112-MFP24S



- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

SANYO Electric Co., Ltd. Semiconductor Company TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

# **Specifications**

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V <sub>DD</sub> max	V <sub>DD</sub>	-0.3 to +7.0	V
Movimum input voltogo	V <sub>IN</sub> max(1)	CE, CL, DI, AIA, AIB	-0.3 to +7.0	V
Maximum input voltage	V <sub>IN</sub> max(2)	XIN, PIA, PIB, TEST	–0.3 to V <sub>DD</sub> +0.3	V
	V <sub>O</sub> max(1)	LDI, LDB	-0.3 to +7.0	V
Maximum output voltage	V <sub>O</sub> max(2)	AOA, AOB, OUTA, OUTB	-0.3 to +15	V
Maximum output voltage	V <sub>O</sub> max(3)	PDA1, PDA2, PDB1, PDB2, XOUT	–0.3 to V <sub>DD</sub> +0.3	V
	I <sub>O</sub> max(1)	LDA, LDB, OUTA, OUTB	0 to 3	mA
Maximum output current	I <sub>O</sub> max(2)	AOA, AOB	0 to 6	mA
		Ta≦85°C, LC7152	350	mW
Allowable power dissipation	Pd max	Ta≦85°C, LC7152M, 7152NM, 7152KM	160	mW
Operating temperature	Topr		-40 to +85	°C
Storage temperature	Tstg		-55 to +125	°C

# Absolute Maximum Ratings at Ta = 25°C, $V_{SS}$ = 0 V

## Allowable Operating Ranges at Ta = -40 to +85°C, $V_{SS} = 0 V$

Parameter	Symbol	Conditions		Ratings		Unit
Parameter	Symbol	Conditions	min	typ	max	Unit
	V <sub>DD</sub> (1)	V <sub>DD</sub>	2.0		3.3	V
Supply voltage	V <sub>DD</sub> (2)	V <sub>DD</sub> :Serial data retention voltage, see Figure1, *1	1.5			V
oupply voltage	V <sub>DD</sub> (3)	$V_{DD}$ :Power-on reset voltage, $t_R \ge 20 \text{ ms}$ , see Figure1, *1			0.05	V
Input high-level voltage	V <sub>IH</sub> (1)	CE, CL, DI: $V_{DD} = 2.0 V$	1.5		5.5	V
Input high-level voltage	V <sub>IH</sub> (2)	CE, CL, DI: $V_{DD}$ = 3.3 V	1.7		5.5	V
Input low-level voltage	V <sub>IL</sub> (1)	CE, CL, DI: $V_{DD}$ = 2.0 V	0		0.4	V
Input low-level voltage	V <sub>IL</sub> (2)	CE,CL,DI:V <sub>DD</sub> = 3.3 V	0		0.6	V
Output voltage	V <sub>O</sub> (1)	LDA, LDB	0		5.5	V
Oulput voltage	V <sub>O</sub> (2)	AOA, AOB, OUTA, OUTB	0		13	V
	f <sub>IN</sub> (1)	XIN:Sine wave, capacitively coupled	1.0		13	MHz
Input frequency	f <sub>IN</sub> (2)	PIA, PIB: Sine wave, capacitively coupled *2	1.5		55	MHz
	f <sub>IN</sub> (3)	PIA, PIB: Sine wave, capacitively coupled *3	55		80	MHz
Input amplitude	V <sub>IN</sub> (1)	XIN: Sine wave, capacitively coupled	200		600	mVrms
	V <sub>IN</sub> (2)	PIA, PIB: Sine wave, capacitively coupled *2,3	100		600	mVrms
Crystal oscillator frequency	f <sub>X'tal</sub>	XIN, XOUT: CI $\leq$ 50 $\Omega$ CL $\leq$ 16 pF *4	4	10.24	11	MHz

Note \*1 LC7152NM

		FA/FB (serial data inpu	t frequency select bits)	₩= =	Device
		[0]	[1]	V <sub>DD</sub>	Device
*2	f <sub>IN</sub> (2)	1.5 to 23 MHz	20 to 55 MHz	2.0 to 3.3 V	LC7152, 7152M, LC7152NM, 7152KM
*3	f <sub>IN</sub> (3)		55 to 80 MHz	2.7 to 3.3 V	LC7152KM

\*4 Cl is the crystal impedance and CL is the load capacitance.


Parameter	Symbol	Conditions	Rat	ings		Unit
Falameter	Symbol	Conditions	min	typ	max	UIII
Output high-level voltage	V <sub>OH</sub> (1)	PDA1, PDB1: I <sub>O</sub> = 1 mA	V <sub>DD</sub> - 1.0			V
Output high-level voltage	V <sub>OH</sub> (2)	PDA2, PDB2: $I_0 = 2 \text{ mA}$	V <sub>DD</sub> - 1.0			V
	V <sub>OL</sub> (1)	PDA1, PDB1: I <sub>O</sub> 1 mA			1.0	V
	V <sub>OL</sub> (2)	PDA2, PDB2: I <sub>O</sub> = 2 mA			1.0	V
Output low-level voltage	V <sub>OL</sub> (3)	OUTA, OUTB: I <sub>O</sub> = 1 mA			1.0	V
Output low-level voltage	V <sub>OL</sub> (4)	$\overline{\text{LDA}}, \overline{\text{LDB}}: I_{O} = 2 \text{ mA}$			1.0	V
	V <sub>OL</sub> (5)	AOA, AOB: I <sub>O</sub> = 0.5 mA, AIA = AIB = 1.2 V			0.5	V
	V <sub>OL</sub> (6)	AOA, AOB: $I_0 = 1 \text{ mA}$ , AIA = AIB = 1.3 V			0.5	V
	I <sub>OFF</sub> (1)	$\overline{\text{LDA}}$ . $\overline{\text{LDB}}$ : V <sub>O</sub> = 5.5 V			5.0	μA
Output off-leakage current	I <sub>OFF</sub> (2)	PDA1, PDB1, PDA2, PDB2: V <sub>O</sub> = 0/3.3 V		0.01	10.0	nA
	I <sub>OFF</sub> (3)	AOA, AOB, $\overline{OUTA}$ , $\overline{OUTB}$ : V <sub>O</sub> = 13 V			5.0	μA
	I <sub>IH</sub> (1)	CE, CL, DI: V <sub>I</sub> = 5.5 V			5.0	μA
	I <sub>IH</sub> (2)	XIN: V <sub>I</sub> = 3.3 V, V <sub>DD</sub> = 3.3 V	2.0		6.5	μA
Input high-level current	I <sub>IH</sub> (3)	PIA, PIB: V <sub>I</sub> = 3.3 V, V <sub>DD</sub> = 3.3 V	3.5		10.0	μA
	I <sub>IH</sub> (4)	AIA, AIB: $V_I = 3.3 V$		0.01	10.0	nA
	I <sub>IH</sub> (5)	TEST: V <sub>I</sub> = 3.3 V, V <sub>DD</sub> = 3.3 V		120		μA
	I <sub>IL</sub> (1)	CE, CL, DI: $V_I = 0 V$			5.0	μA
	I <sub>IL</sub> (2)	XIN: V <sub>I</sub> = 0 V, V <sub>DD</sub> = 3.3 V	2.0		6.5	μA
Input low-level current	I <sub>IL</sub> (3)	PIA, PIB: V <sub>I</sub> = 0 V, V <sub>DD</sub> = 3.3 V	3.5		10.0	μA
	I <sub>IL</sub> (4)	AIA, AIB: $V_I = 0 V$		0.01	10.0	nA
	I <sub>IL</sub> (5)	TEST: V <sub>I</sub> = 0 V, V <sub>DD</sub> = 3.3 V			5.0	μA
Internal feedback resistance	R <sub>f</sub> (1)	XIN: V <sub>DD</sub> = 3.3 V		1.0		MΩ
Internal reedback resistance	R <sub>f</sub> (2)	PIA, PIB:V <sub>DD</sub> = 3.3 V		600		kΩ
Internal pull-down resistance	Rd	TEST: V <sub>DD</sub> = 3.3 V		30		kΩ
Input capacitance	C <sub>IN</sub>	XIN, PIA, PIB		2.5		pF
Supply ourront*1	I <sub>DD</sub> (1)	V <sub>DD</sub> (= 2.0 V):f <sub>IN</sub> = 55 MHz		3.0	8.0	mA
Supply current*1	I <sub>DD</sub> (2)	V <sub>DD</sub> (= 3.3 V):f <sub>IN</sub> = 55 MHz		7.0	14.0	mA
Supply ourront*2	I <sub>DD</sub> (4)	V <sub>DD</sub> (= 2.0 V):f <sub>IN</sub> = 55 MHz		1.5	4.5	mA
Supply current*2	I <sub>DD</sub> (5)	V <sub>DD</sub> (= 3.3 V):f <sub>IN</sub> = 55 MHz		3.9	8.0	mA

#### **Electrical Characteristics** in the allowable operating ranges


Note \*1. Dual PLL operation (both PLL-A and PLL-B), SB= 0, XIN= 10.24 MHz (crystal), PIA and PIB input = 100mVrms at  $f_{IN}$ , all other inputs at  $V_{SS}$ , all other outputs open.

\*2. Standby mode: Single PLL operation (PLL-A operating and PLL-B stopped), SB = 1, XIN = 10.24 MHz (crystal), PIA input = 100mVrms at f<sub>IN</sub>, all other inputs at V<sub>SS</sub>, all other outputs open.

## **Pin Assignment**



#### **Equivalent Block Diagram**



#### **Pin Functions**

Symbol	Pin No.		Function	Symbol	Pin No.	Function
PIB	16	Side-B oscill	ator signal input	PDB2	23	Sub charge pump
XIN	1	Crystal oscill	otor	PDB1	22	Main charge pump
XOUT	24		aloi	AIB	21	- Low-pass filter transistors
PIA	14	Side-A oscill	ator signal output	AOB	20	
V <sub>DD</sub>	17	Power suppl	у	OUTB	19	General-purpose output port
V <sub>SS</sub>	15	Ground		LDA	6	Side-A unlock detection
CE	2	Serial data	Chip enable	PDA2	9	Sub charge pump
CL	3	input	Clock	PDA1	10	Main charge pump
DI	4	Data		AIA	11	- Low-pass filter transistors
TEST	8	IC Test		AOA	12	
NC	7, 18	No connections		OUTA	13	General-purpose output port
LDB	5	Side-B unloc	k detection			

#### **Pin Description**

Symbol	Pin No.	Function		•	tion of function	
PIA	14	Side-A local oscillator signal	<ul> <li>Side-A programn</li> </ul>	hable divider. The	input frequency	ranges are as follows.
		input	FA = [0]	FA = [1]	V <sub>DD</sub>	Device
			1.5 to 23 MHz	20 to 55 MHz	2.0 to 3.3 V	LC7152, 7152M LC7152NM, 7152KM
				55 to 80 MHz	2.7 to 3.3 V	LC7152KM
			FA: Serial data	)		
			Bits DA0 to DA1		livider ratios	
PIB	16	Side-B local-oscillator signal	<ul> <li>Side-B programm</li> </ul>	nable divider		
		input	The input freque			PIA.
			FB(→ FA): De Bits DB0 to DB1	termined by the s		
				= 272 to 65535	invider factos	
			<ul> <li>Serial data: Bit S</li> </ul>		mode control bit	t
						ndby mode, side-B is
				s pulled down to		
VINI	4	Crystal oscillator		normal operation		C~F)
XIN XOUT	1 24	Crystal oscillator	<ul> <li>Crystal oscillator Note) When usin</li> </ul>	· ·		d above, its compatibility
7001	24		, ,	ystal oscillator mu		· · ·
PDA1	10	Side-A main charge pump		,	<u> </u>	he PLL phase error
						g the local oscillator signal
				0	•	ency, the charge pump
				•	•	en lower, the charge pum
			· ·	el signal for the p match, these pin		edance
PDB1	22	Side-B main charge pump	<ul> <li>fosc/N &gt; fref o</li> </ul>	•	s go to high hip	
				ositive Pulse		
			<ul> <li>fosc/N &lt; fref o</li> </ul>	00 0		
				egative Pulse		
			• fosc/N = fref a	nd coincidence		
			→ ⊓ (*SB = [1] : PDB1	•	ce)	
PDA2	9	Side-A sub charge pump				r signal only when the
	-		unlock condition			· 3 · · · , · · · ·
						a bits UL0 and UL1.
PDB2	23	Side-B sub charge pump	· ·			tion threshold occurs, this
			charge pump is o		d the phase end	or signal for the main
				•	or signal has the	e same polarity as the mai
			charge pump.			
LDA	6	Side-A unlock detector output	Outputs the PLL	lock/unlock statu	S.	
				ed: Open		
			Unlocke		leal/web-strate	animalmation in antibura 11
			<ul> <li>The unlock detection data bits UL0 an</li> </ul>		OCK/UNIOCK DISC	crimination is set by serial
LDB	5	Side-B unlock detector output			is set by serial of	data bits UE0 and UE1.
			<ul> <li>For details, refer</li> </ul>			
			• SB = 1: $\overline{\text{LDB}} \rightarrow 0$	Open		
AIA	11	Side-A low-pass filter transistor	<ul> <li>MOS N-channel</li> </ul>	transistor for the	PLL filter	
AOA	12	Cide D law near filter transit	• The ACA and AC		ad voltage is 12	
AIB OAB	21 20	Side-B low-pass filter transistor	<ul> <li>The AOA and AC</li> </ul>	b output withstal	nu voltage is 13	v.
	13	Side-A general purpose	These latch the	serial data hits O	A and OR that a	re sent from the controller
COIA	10	output port		ind output the dat		
OUTB	19	Side-B general purpose	(OUTA can also	output XIN divide	d by two.	
		output port	• In the LC7152NM	$I, \overline{OUTA} \text{ and } \overline{OU}$	TB are open at t	the power-on reset.

For more information on crystal oscillator : Nihon Dempa Kogyo Co., Ltd.

Continued on next page.


Continued from preceding page.

Symbol	Pin No.	Function	Description of function
CE *1	2	Chip enable input	• Set this pin high when inputting serial data to the LC7152.
CL *1	3	Clock input	Clock for data synchronization when inputting serial data to the LC7152.
DI *1	4	Data input	• Input for serial data being sent from the controller to the LC7152.
V <sub>DD</sub> V <sub>SS</sub>	17 15	Power supply Ground	LC7152 power supply pin.
TEST	8	IC Test input	<ul> <li>LC7152 test pin. (Normally V<sub>SS</sub> or open.)</li> <li>However, divide-by-two XIN frequency is output from the pin OUTA by applying the V<sub>DD</sub> level voltage after serial data transfer (T0 = T1 = T2 = 0). Crystal oscillation frequency can be checked normally when the pin is left open.</li> </ul>


\*1 The input "H" voltage and the input "L" voltage on the CE, CL, and DI pins are  $V_{IH} = 1.5$  to 5.5V and  $V_{IL} = 0$  to 0.4V when  $V_{DD} = 2.0$ V. When  $V_{DD} = 3.3$ V, then  $V_{IH} = 1.7$  to 5.5V and  $V_{IL} = 0$  to 0.6V. (Voltage greater than  $V_{DD}$  may be applied to  $V_{IH}$ .)

#### Serial Input Data (PLL Control data) format

Mode1: Latch-1 data (programmable divider data)




A00252



Mode 2: Latch-2 data (reference divider and control data)





Symbol	Parameter	10.24 MHz crystal	Other crystal frequencies
t <sub>SU</sub>	Data setup time	At least 0.40 µs	At least 4/f <sub>X'tal</sub>
t <sub>HD</sub>	Data hold time	At least 0.40 µs	At least 4/f <sub>X'tal</sub>
t <sub>EL</sub>	Enable low-level pulse width	At least 0.40µs	At least 4/f <sub>X'tal</sub>
t <sub>ES</sub>	Enable setup time	At least 0.40 µs	At least 4/f <sub>X'tal</sub>
t <sub>EH</sub>	Enable hold time	At least 0.40 µs	At least 4/f <sub>X'tal</sub>
t <sub>CL</sub>	Clock low-level pulse width	At least 0.40 µs	At least 4/f <sub>X'tal</sub>
<sup>t</sup> CH	Clock high-level pulse width	At least 0.40 µs	At least 4/f <sub>X'tal</sub>
t <sub>LA</sub>	Latch propagation delay	Up to 0.40 µs	Up to 4/f <sub>X'tal</sub>

Note Perform data transfer after the crystal oscillations normalize. Data transferred before normal oscillations will not be recognized.

## **Description of Serial Data**


(1)	Controller/Data				Des	scription				Related Data
	Side-A programmable divider data: DA0 to DA15	binary v The ran	/alue i nge of	s the side-A p n which DA0 divider value CO-A/fref	is the LS	SB.			a is a	R0 to R13
(2)	Side-B programmable divider data: DB0 to DB15	binary v The ran	/alue i nge of	s the side-B   n which DB0 divider value CO-B/fref	is the LS	B.			a is a	R0 to R13
(3)	Reference frequency data: R0 to R13	which F The ran (	R0 is t nge of Actua	s the referent he LSB. divider value I divider num e frequency:	s that car ber) = (se	n be set i etting) x 2	s 8 to 16,3	83.		UL0 UI1 UE0 UE1
(4)	Output port data: OA, OB	OA OB • Data 0:	$b \rightarrow 0$ $b \rightarrow 0$ open		·	Ū				
(5)	Input frequency range switching data: FA, FB	(FA → I	PIA, F	tches the inp $B \rightarrow PIB$ ) Data [0] [1] f the LC7152	Supply v 2.0 1.5 tr 20 tr	oltage (V to 3.3 V o 23 MHz o 55 MHz	( <u>DD</u> )			DA0 to DA15 DB0 to DB15
(6)	Standby mode data : SB	• This da • SB • SB	ta put = 1: $\Rightarrow$ Si = 0: $\Rightarrow$ $\rightarrow$ Di	s the PLL in standby mode ngle PLL ope standby mode ual PLL opera ower-on reset	standby r e (LDB pi eration: Si e off ation: Side	node. n: open) de-A ope e-A opera	rating, side	e-B stoppe B operating	d	
(7)	Unlock detection data	• This is lock/unl	the ph lock d	ase error de iscrimination. state is dete	tection the lf the thr	reshold d	ata that is	used for F table is e	exceeded,	
	: UL0, UL1			Phase error		XIN : fX	(IN [MHz]		unit : µs	
		ULOU	JL1	detector threshold	4.0	7.2	8.0	10.24	12.8	
			0	0 ±4/f <sub>X'tal</sub>	← ±1.00	← ±0.55	← ±0.50	← ±0.39	← ±0.31	
		0	1	±16/f <sub>X'tal</sub>	±4.00	±2.22	±2.00	±1.56	±1.20	
		1 (Note) I	1 Note t	±64/f <sub>X'tal</sub>	±16.00 a change	±8.88 s in lock s	±8.00	±6.25 PLL will be	±5.00 unlocked	
	1		tempo	rarily.						
	: UE0, UE1	<ul> <li>The det of time length c</li> </ul>	tected and o of this	phase error utput on the extension. H , and is outpu	LDA and owever, v	LDB pins	. This data	determine	es the se error is	
	: UE0, UE1	<ul> <li>The det of time length c</li> </ul>	tected and o of this	utput on the extension. H , and is outpu Referenc frequenc	LDA and owever, v ut directly e	LDB pins vhen UL0 Refere fref [	nce freque http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://wwwwww.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://wwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwww	a determine D, the phas unit : ma ncy : ple	es the se error is s	
	: UE0, UE1	• The det of time length c not exte	tected and o of this ended UE1	utput on the extension. H , and is outpu Referenc frequenc fref	LDA and owever, v ut directly e y 1	LDB pins vhen ULC Refere fref [ kHz	nce freque kHz] exam	unit : ma unit : ma ncy : ple 12.5 kHz	es the se error is s	
	: UE0, UE1	The def of time length c not exte	tected and o of this ended	utput on the extension. H , and is outpu Referenc frequenc	LDA and owever, v ut directly e y 1 f) 4	LDB pins vhen UL0 Refere fref [	nce freque http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://wwwwww.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://www.commons.com/ http://wwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwwww	a determine D, the phas unit : ma ncy : ple	es the se error is s	
	: UE0, UE1	The def of time length on not external UE0     0     1     0	tected and o of this ended UE1 0 0 1	Reference frequence $4 \times (1/\text{fre})$ $32 \times (1/\text{fre})$	LDA and owever, v ut directly e y f) f) f) sf) 3	LDB pins when ULC Refere fref [ kHz 4.0* 8.0 22.0	This data 0 = UL1 = 0 nce freque kHz] exam $5  kHz0.81.66.4^*$	a determine 0, the phas unit : m ncy : ple 12.5 kHz 0.32 0.64 2.56	es the se error is s	
	: UE0, UE1	The definition of time length of time length of not extended to the second	tected and o of this ended UE1	Reference frequence $4 \times (1/\text{fre})$	LDA and owever, v ut directly e y f) f) f) sf) 3	LDB pins when ULC Refere fref [ kHz 1.0* 8.0	This data = UL1 = 0 nce freque kHz] exam 5 kHz 0.8 1.6	a determine 0, the phas unit : ma ncy : ple 12.5 kHz 0.32 0.64	es the se error is s	

Continued on next page.

No.	Controller/Data			Description	Related Data				
(8)	Dead zone control data: DZ	<ul> <li>This data contro (DZA &lt; DZB)</li> </ul>	ols the phase of	comparator dead zone.					
		DZ	Mode						
		0	DZA						
		1	DZB						
(9)	IC test data: T0, T1, T2	concerned about Assume the	<ul> <li>This is the IC test mode switching data. The user does not need to be concerned about this data.</li> <li>Assume that T0 = T1 = T2 = 0.</li> <li>Normally, the test pins must be either at V<sub>SS</sub> or left open.</li> </ul>						


Continued from preceding page.

#### Power-on Reset supply voltage



• Power-on reset is performed when the supply voltage  $V_{DD}$  exceeds 2.0 V by power application after the  $V_{DD}$  has once fallen under 0.05 V and kept the level for at least 20ms.

 $^{\bullet}$  Latch data is retained when the  $V_{DD}$  is 1.5 V, where power-on reset is not performed.



#### Sample Application Circuit (FCC: 10 ch 46/49 MHz cordless telephone)

**Example: FCC 1-channel 46/49 MHz cordless telephone base station (See diagram in the preceding page.)** for fref: 5 kHz, RX VCO: 38.975 MHz, TX VCO: 46.610 MHz

#### Programmable Divider Data

- (1)  $NA = \frac{fVCO A}{fref} = \frac{RX VCO}{fref} = \frac{38.975MHz}{5kHz} = 7795 (DA0 to DA15)$ (1E73)Hex
- (2) NB =  $\frac{\text{fVCO} \text{B}}{\text{fref}} = \frac{\text{TX VCO}}{\text{fref}} = \frac{46.610\text{MHz}}{5\text{kHz}} = 9322 \text{ (DB0 to DB15)}$ (246A)Hex
- (3) Reference frequency data


$$NR = \left(\frac{fX' tal}{fref}\right) \div 2 = \frac{10.24MHz}{5kHz} \div 2 = 1024 (R0 to R13)$$
(400)Hex

- (4) Output port data General-purpose output port: Open (OA = 0, OB = 0)
- (5) Input frequency range select bits FA = FB = 1
- (6) Standby mode
- During standby (SB = 1)
- (7) Unlock detector output Extends the phase error signal by 6.4ms if a phase error of ±6.25 μs or more is generated.
  : UL0 = UL1 = 1
  : UE0 = 0, UE1 = 1
- (8) Dead-zone control data  $DZA \mod DZ = 0$
- (9) LSI test data: T0 = T1 = T2 = 0


#### (1) Mode 1: Latch-1 data

																													D 8 13		
1	1	0	0	1	1	1	0	0	1	1	1	1	0	0	0	0	1	0	1	0	1	1	0	0	0	1	0	0	1	0	0

#### (2) Mode 2: Latch-2 data



A00256



#### **Dual Charge Pump Descriptions**

If an unlock state is detected at channel switch, the sub-charge pump operates, R1M/R1S becomes R1, low-pass filter's time constant is reduced, and the lockup accelerates.

When the circuit is locked, side-band characteristics and modulation characteristics are improved by making the sub-charge pump off, i.e., floating, R1M to be R1, and increasing low-pass filter's time constant.

		Operating frequence	uency	Devenue		
Device	FA/FB = 0	F	A/FB = 1	Power-on reset	Package	
	1.5 to 23 MHz	20 to 55 MHz	55 to 80 MHz	Gircuit		
LC7152	Yes	Yes	No	No	DIP24S	
LC7152M	Yes	Yes	No	No	MFP24S	
LC7152NM	Yes	Yes	No	Yes	MFP24S	
LC7152KM	Yes	Yes	Yes (V <sub>DD</sub> = 2.7 to 3.3 V)	No	MFP24S	

#### **Device Comparison**

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products(including technical data,services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only ; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of June, 1999. Specifications and information herein are subject to change without notice.