HM-6617/883

June 2004

2K x 8 CMOS PROM

Features

- This Circuit is Processed in Accordance to MIL-STD-883 and is Fully Conformant Under the Provisions of Paragraph 1.2.1.
- Low Power Standby and Operating Power
- Fast Access Time......120ns
- Industry Standard Pinout
- Single 5.0V Supply
- CMOS/TTL Compatible Inputs
- High Output Drive 12 LSTTL Loads
- · Synchronous Operation
- On-Chip Address Latches
- Separate Output Enable
- Operating Temperature Range -55°C to +125°C
 Ordering Information

Description

The HM-6617/883 is a 16,384-bit fuse link CMOS PROM in a 2K word by 8-bit/word format with "Three-State" outputs.

The HM-6617/883 utilizes a synchronous design technique. This includes on-chip address latches and a separate output enable control which makes this device ideal for applications utilizing recent generation microprocessors. This design technique, combined with the Intersil advanced self-aligned silicon gate CMOS process technology offers ultra-low standby current. Low ICCSB is ideal for battery applications or other systems with low power requirements.


The Intersil NiCr fuse link technology is utilized on this and other Intersil CMOS PROMs. This gives the user a PROM with permanent, stable storage characteristics over the full industrial and military temperature voltage ranges. NiCr fuse technology combined with the low power characteristics of CMOS provides an excellent alternative to standard bipolar PROMs or NMOS EPROMs.

All bits are manufactured storing a logical "0" and can be

| PACKAGE | TEMPERATURE RANGE | 120ns | PACKAGE NO. |
|---------|-------------------|--------------|-------------|
| SBDIP | -55°C to +125°C | HM1-6617/883 | D24.6 |

Pinout

HM-6617/883 (SBDIP) TOP VIEW



PIN DESCRIPTION

| PIN | DESCRIPTION | | |
|-----------------|----------------|--|--|
| NC | No Connect | | |
| A0-A10 | Address Inputs | | |
| Ē | Chip Enable | | |
| Q | Data Output | | |
| V _{CC} | Power (+5V) | | |
| G | Output Enable | | |
| P (Note) | Program Enable | | |
| | | | |

NOTE: \overline{P} should be hardwired to V_{CC} except during programming.

Functional Diagram MSB A10 Α9 LATCHED GATED -o Q0 **A8** 128 x 128 **ADDRESS** ROW Α7 128 MATRIX REGISTER **DECODER** A6 0-Ā -o Q1 Α5 Α4 LSB -o Q2 L G Q3 GATED COLUMN G **DECODER AND DATA -**o Q4 **OUTPUT CONTROL** Q5 -o Q6 LATCHED ADDRESS ALL LINES POSITIVE LOGIC: ACTIVE HIGH REGISTER THREE-STATE BUFFERS: A HIGH → OUTPUT ACTIVE MSB LSB ADDRESS LATCHES AND GATED DECODERS: А3 **A2** Α1 A0 LATCH ON FALLING EDGE OF E GATE ON FALLING EDGE OF $\overline{\mathbf{G}}$

HM-6617/883

Absolute Maximum Ratings

Supply Voltage+7.0V Input, Output or I/O VoltageGND -0.3V to VCC +0.3V Typical Derating Factor5mA/MHz Increase in ICCOP ESD ClassificationClass 1

Thermal Information

| Thermal Resistance | $\theta_{\sf JA}$ | θ JC |
|--|-------------------|---------------------------------------|
| SBDIP Package | 48°C/W | 9°C/W |
| Maximum Storage Temperature Range | 65 ⁰ | ^O C to +150 ^O C |
| Maximum Junction Temperature | | +175 ^o C |
| Maximum Lead Temperature (Soldering 1) | 0s) | +300°C |

Operating Conditions

| Operating Voltage Range | +4.5V to +5.5V |
|-----------------------------|--------------------|
| Operating Temperature Range | |
| Input Low Voltage | 0.3V to +0.8V |
| Input High Voltage | +2.4V to VCC +0.3V |

+4.5V to +5.5V Die Characteristics

| Gate Count | | . 5473 Gates |
|------------|--|--------------|
|------------|--|--------------|

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

TABLE 1. HM-6617/883 DC ELECTRICAL PERFORMANCE SPECIFICATIONS

Device Guaranteed and 100% Tested

| | | (NOTES 1, 4) GROUP A | | LIM | ITS | | |
|--|--------|---|-----------|---|------|-----|-------|
| PARAMETER | SYMBOL | CONDITIONS | SUBGROUPS | TEMPERATURE | MIN | MAX | UNITS |
| High Level Output Voltage | VOH1 | VCC = 4.5V, IO = -2.0mA | 1, 2, 3 | $-55^{O}C \le TA \le +125^{O}C$ | 2.4 | - | V |
| Low Level Output Voltage | VOL | VCC = 4.5V, IO = +4.8mA | 1, 2, 3 | $-55^{O}C \le TA \le +125^{O}C$ | - | 0.4 | V |
| High Impedance Output Leakage Current | IIOZ | VCC = 5.5V, \overline{G} = 5.5V, VI/O = GND or VCC | 1, 2, 3 | $-55^{\circ}C \le TA \le +125^{\circ}C$ | -1.0 | 1.0 | μА |
| Input Leakage Current | II | $VCC = 5.5V$, $VI = GND$ or VCC , \overline{P} Not Tested | 1, 2, 3 | $-55^{\circ}C \le TA \le +125^{\circ}C$ | -1.0 | 1.0 | μА |
| Standby Supply Current | ICCSB | VI = VCC or GND, VCC = 5.5V, IO = 0mA | 1, 2, 3 | -55°C ≤ TA ≤ +125°C | - | 100 | μА |
| Operating Supply Current | ICCOP | VCC = 5.5V, \overline{G} = GND, (Note 3), f = 1MHz, IO = 0mA, VI = VCC or GND | 1, 2, 3 | -55°C ≤ TA ≤ +125°C | - | 20 | mA |
| Functional Test | FT | VCC = 4.5V (Note 6) | 7, 8A, 8B | $-55^{\circ}C \le TA \le +125^{\circ}C$ | - | - | |

TABLE 2. HM-6617/883 AC ELECTRICAL PERFORMANCE SPECIFICATIONS

Device Guaranteed and 100% Tested

| | | (NOTES 4, 2, 4) | CDOUD A | ODOUD A | | | ITS 17/883 | |
|------------------------------|--------|-------------------------------|----------------------|--|-----|-----|---------------|--|
| PARAMETER | SYMBOL | (NOTES 1, 2, 4) CONDITIONS | GROUP A SUBGROUPS | TEMPERATURE | MIN | MAX | UNITS | |
| Address Access Time | TAVQV | VCC = 4.5V and 5.5V (Note 5) | 9, 10, 11 | $\text{-55}^{\text{O}}\text{C} \leq \text{TA} \leq \text{+125}^{\text{O}}\text{C}$ | - | 140 | ns | |
| Output Enable Access Time | TGLQV | VCC = 4.5V and 5.5V | 9, 10, 11 | $-55^{O}C \le TA \le +125^{O}C$ | - | 50 | ns | |
| Chip Enable Access Time | TELQV | VCC = 4.5V and 5.5V | 9, 10, 11 | $-55^{O}C \le TA \le +125^{O}C$ | - | 120 | ns | |
| Address Setup Time | TAVEL | VCC = 4.5V and 5.5V | 9, 10, 11 | $-55^{O}C \le TA \le +125^{O}C$ | 20 | - | ns | |
| Address Hold Time | TELAX | VCC = 4.5V and 5.5V | 9, 10, 11 | $-55^{O}C \le TA \le +125^{O}C$ | 25 | - | ns | |
| Chip Enable Low Width | TELEH | VCC = 4.5V and 5.5V | 9, 10, 11 | $-55^{O}C \le TA \le +125^{O}C$ | 120 | - | ns | |
| Chip Enable High Width | TEHEL | VCC = 4.5V and 5.5V | 9, 10, 11 | $-55^{O}C \leq TA \leq +125^{O}C$ | 40 | - | ns | |

HM-6617/883

TABLE 2. HM-6617/883 AC ELECTRICAL PERFORMANCE SPECIFICATIONS (Continued)

Device Guaranteed and 100% Tested

| | | (NOTES 1, 2, 4) | GROUP A | | LIM HM-66 | ITS 17/883 | |
|-----------------|--------|---------------------|-----------|-----------------------------------|--------------|---------------|-------|
| PARAMETER | SYMBOL | CONDITIONS | SUBGROUPS | TEMPERATURE | MIN | MAX | UNITS |
| Read Cycle Time | TELEL | VCC = 4.5V and 5.5V | 9, 10, 11 | $-55^{O}C \leq TA \leq +125^{O}C$ | 160 | - | ns |

NOTES:

- 1. All voltages referenced to Device GND.
- 2. AC measurements assume transition time \leq 5ns; input levels = 0.0V to 3.0V; timing reference levels = 1.5V; output load = 1TTL equivalent load and CL \cong 50pF.
- 3. Typical derating = 5mA/MHz increase in ICCOP.
- 4. All tests performed with \overline{P} hardwired to VCC.
- 5. TAVQV = TELQV + TAVEL.
- 6. Tested as follows: f = 1 MHz, VIH = 2.4V, VIL = 0.8V, IOH = -1 mA, IOL = +1 mA, $VOH \ge 1.5V$, $VOL \le 1.5V$.

TABLE 3. HM-6617/883 AC AND DC ELECTRICAL PERFORMANCE SPECIFICATIONS

| | | (NOTES 1, 2) | | | | ITS 17/883 | |
|---------------------|--------|--|-------|--|------------|---------------|-------|
| PARAMETER | SYMBOL | CONDITIONS | NOTES | TEMPERATURE | MIN | MAX | UNITS |
| Input Capacitance | CIN | VCC = Open, f = 1MHz, All Measurements Referenced to Device GND | 2 | +25°C | - | 10 | pF |
| I/O Capacitance | CI/O | VCC = Open, f = 1MHz, All Measurements Referenced to Device GND | 2 | +25°C | - | 12 | pF |
| Chip Enable Time | TELQX | VCC = 4.5V and 5.5V | 2 | $\text{-55}^{\text{O}}\text{C} \leq \text{TA} \leq \text{+125}^{\text{O}}\text{C}$ | 5 | | ns |
| Output Enable Time | TGLQX | VCC = 4.5V and 5.5V | 2 | $-55^{O}C \le TA \le +125^{O}C$ | 5 | - | ns |
| Chip Disable Time | TEHQZ | VCC = 4.5V and 5.5V | 2 | $-55^{O}C \le TA \le +125^{O}C$ | - | 50 | ns |
| Output Disable Time | TGHQZ | VCC = 4.5V and 5.5V | 2 | $-55^{O}C \le TA \le +125^{O}C$ | - | 50 | ns |
| Output High Voltage | VOH2 | VCC = 4.5V, IO = 100μA | 2 | $-55^{O}C \le TA \le +125^{O}C$ | VCC- 1V | - | V |

NOTES:

- 1. All tests performed with \overline{P} hardwired to VCC.
- 2. The parameters listed in Table 3 are controlled via design or process parameters and are not directly tested. These parameters are characterized upon initial design changes which would affect these characteristics.

TABLE 4. APPLICABLE SUBGROUPS

| CONFORMANCE GROUPS | METHOD | SUBGROUPS |
|--------------------|--------------|-------------------------------|
| Initial Test | 100%/5004 | - |
| Interim Test | 100%/5004 | 1, 7, 9 |
| PDA | 100%/5004 | 1 |
| Final Test | 100%/5004 | 2, 3, 8A, 8B, 10, 11 |
| Group A | Samples/5005 | 1, 2, 3, 7, 8A, 8B, 9, 10, 11 |
| Groups C & D | Samples/5005 | 1, 7, 9 |

Switching Waveforms




FIGURE 1. READ CYCLE

Test Circuit





FIGURE 2. TEST CIRCUIT

Burn-In Circuit

NOTES:HM-6617/883 (.600 INCH) SBDIP



f0 = 100KHz \pm 10%. All resistors = 47k Ω Unless Otherwise Noted. VCC = 5.5V \pm 0.05V.

C = 0.01 μF min.

Die Characteristics

DIE DIMENSIONS:

140 x 232 x 19 \pm 1mils

METALLIZATION:

Type: Si - Al

Thickness: 11kÅ ± 15kÅ

GLASSIVATION:

Type: SiO₂


Thickness: 7kÅ ± 9kÅ

WORST CASE CURRENT DENSITY:

 $1.7 \times 10^5 \text{ A/cm}^2$

Metallization Mask Layout

HM-6617/883



All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com