# MITSUBISHI ICs (TV)

# M64092FP

# SERIAL INPUT PLL FREQUENCY SYNTHESIZER FOR TV/VCR

### DESCRIPTION

The M64092FP is a semiconductor integrated circuit consisting of PLL frequency synthesizer for TV/VCR using Bi-CMOS process. It contains the prescaler with operating up to 1.0 GHz, 4 band drivers and tuning. Amp for direct tuning.

#### **FEATURES**

- 4 integrated PNP band drivers
- (lo=40mA, Vsat=0.2V typ @Vcc1 ~ 13.2V)
- Built-in Op. Amp for direct tuning voltage output (33V)
- Low power dissipation (Icc=24mA, Vcc=5V)
- Built-in prescaler with input amplifier (Fmax=1.0GHz)
- PLL lock/unlock status display output (Built-in pullup resistor)
- X<sup>\*</sup>tal 4MHz is used to realize 3 type of tuning steps (Division ratio 1/512, 1/640, 1/1024)
- Serial data input (3 wire bus)
- Software compatible with M5493X series
- Acutomatic switching of tuning step according to the number of data bits


(62.5kHz at 18bits, 31.25kHz at 19bits)

## APPLICATION

TV, VCR tuners


## **RECOMMENDED OPERATING CONDITION**

Supply voltage range	$4.5 \sim 5.5 V$
Rated supply voltage	5.0V



#### FUNCTION

- 1/32, 1/33 dual-modulus prescaler
- •4MHz crystal oscillator, reference divider
  - Programmable divider
  - (10-bit M counter, 5-bit S counter)
  - Tri-state phase comparator
  - Lock detector
  - Band switch driver
  - Op. Amp for direct tuning



MITSUBISH

# SERIAL INPUT PLL FREQUENCY SYNTHESIZER FOR TV/VCR

## DESCRIPTION OF PIN

Pin No.	Symbol	Pin name	Function
1	fin	Prescaler input	Input for the VCO frequency.
2	GND	GND	Ground to 0V.
3	Vcc1	Power supply voltage 1	Power supply voltage terminal. 5.0V $\pm$ 0.5V.
4	VCC2	Power supply voltage 2	Power supply for band switching, 5 ~ 13.2V.
5	BS4		PNP open collector method is used.
6	BS3		When the band switching data is "H", the output is ON.
$\overline{O}$	BS2	Band switching outputs	When it is "L", the output is OFF.
8	BS1		
9	VIN	Filter input (Charge pump output)	This is the output terminal for the LPF input and charge pump output. When the phase of the programmable divider output (F1/N) is ahead compared to the reference frequency (fref), the "source" current state becomes active. If it is behind, the "sink" current becomes active. if the phases are the same, the high impedance state becomes active.
10	Vtu	Tuning output	This supplies the tuning voltage.
1	VCC3	Power supply voltage 3	Power supply voltage for tuning voltage 30 ~ 35V
<b>@</b>	LD/ f test	Lock detect/ Test port	When 18/19 bit data is input, lock detector is output. When 27 bit data is input, lock detector is output, the programmable freq. Divider output and reference freq. Output is selected by the test mode.
13	CLOCK	Clock/input	Data is read into the shift register when the clock signal falls.
Ŭ	DATA	Data/input	Input for band SW and programmable frequency divider set up.
15	ENABLE	Enable input	This is normally at a "L". When this is at "H", data and clock signals are received. Data is read into the latch when the enable signal after the 18th signal of the clock signal falls or when the 19th pulse of the clock signal falls.
16	Xin	This is connected to the crystal oscillator.	4.0MHz crystal oscillator is connected.

# AB SOLUTE MAXIMUM RATINGS (Ta=-20°C $\sim$ +75°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
Vcc1	Supply voltage 1		6.0	V
VCC2	Supply voltage 2		14.4	V
VCC3	Supply voltage 3	· · ·	36.0	T V
Vi	Input voltage	Not to exceed Vcc1	6.0	V
Vo	Output voltage	LD output	6.0	V
VBSOFF	Voltage applied when the band output is OFF		14.4	V .
IBSON	Band output current	per 1 band output circuit	50.0	mA
		50mA per 1 band output circuit	10	sec
<b>t</b> BSON	ON the time when the band output is ON	3 circuits are on at same time.	10	
Pd	Power dissipation	Ta = 75°C	450	mW
Topr	Operating temperature		-20~+75	°.
Tsta	Storage temperature		-40~+125	°.

# RECOMMENDED OPERATING CONDITIONS (Ta=-20°C ~ +75°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
VCC1	Supply voltage 1		4.5~5.5	V
VCC2	Supply voltage 2		5.0~13.2	V
VCC3	Supply voltage 3		30~35	V
fopr1	Operating frequency(1)	Crystal oscillation circuit	4.0	MHz
fopr2	Operating frequency(2)		80~1000	MHz
IBDL	Band output current 5~8	Normally 1 circuit is on. 2 circuits on at the same time is max. It is prohibited to have 3 or more circuits turned on at the same time.	0~40	mA



# SERIAL INPUT PLL FREQUENCY SYNTHESIZER FOR TV/VCR

Symbol		Parameter		Test Test conditions		Limits		T
·	+		pin		Min.	Тур.	Max.	Unit
Vih	terminal	"H" input voltage	13~15		3.0	_	Vcc1 +0.3	v
	<u> </u>	"L" input voltage	13~15			<u>†                                     </u>	1.5	v
-lih	inper	"H" input current	13~15	Vcc1=5.5V VI=4.0V		· <u> </u>	10	uA
<u> 11L</u>	_	"L" input current	13~15	Vcc1=5.5V VI=0.4V		-2	-10	uA
Voн	or to c	"H" output voltage	12	Vcc1=5.5V	5.0		<u> </u>	v
Vol	<u>Ş</u>	"L" output voltage	12	Vcc1=5.5V		0.3	0.5	v
Ves	2	Output voltage	5~8	Vcc2=12V lo=-40mA	11.6	11.8	0.5	v
IOLK2	₿ŝ	Leak current	5~8	Vcc2=12V Band SW OFF			<u> </u>	
VIOH	<u><u> </u></u>	"H" output voltage	10	Vcca=33V	32.5		<u> </u>	UA
VIOL	Tuning	"L" output voltage	10	Vccs=33V	52.5		L	<u>v</u>
юн		"H" output current	9	Vcc1=5.0V Vo=1V		0.2	0.4	<u>v</u>
IOL.	Part of the second seco	"L" output current	9	Vcc1=5.0V Vo=1V		±250	±470	uA
ICp⊔K	ᄚᄘ	Leak current	9	Vcc1=5.5V Vo=2.5V		±50	±130	_uA
ICC1	1	Supply current 1	2	Vcc1=5.5V			±50	nA
ICC2A	BT	4 circuits OFF	4	Vcc2=12V		24	34	mA
ICC2B	/ current 2	1 circuit ON, 1 circuits ON, Output open	. 4	Vcc2=12V		6.0	0.5 9.0	mA mA
ICC2C	Adding	1 circuit ON, Output current 40mA	4	Vcc2=12V Io=-40mA	_	46.0	49.0	mA
ICC3	L	Supply current 3	11	Vcc3=33V Output ON		3.6	5.5	mA

# ELECTRICAL CHARACTRISTICS (Ta=-20°C $\sim$ +75°C, unless otherwise noted)

The typical values are at Vcc = 5.0V, Ta = 25°C

# SWITCHING CHARACTERISTICS (Ta=-20 $^\circ C$ $\sim$ +75 $^\circ C$ , unless otherwise noted)

Symbol	Parameter	Test Test conditions		Conditions		Limits		
		pin			Min.	Тур.	Max.	Unit
fopr2	Prescaler operating frequency	1	Vcc1=4.5~5.5 VIN=VINmin~V		80	-	1000	MHz
Vin	Operating input voltage	1	Vcc1=4.5~ 5.5V	80~100MHz 100~200MHz 200~800MHz 800~1000MHz	24 27 30 27		4 4 4 4	dBm
tpwc	Clock pulse width	13	· · · · · · · · · · · · · · · · · · ·	1000 HOODINI IL	1	<u> </u>	- 4	
tsu(D)	Data setup time	14	1		2			us
th(D)	Data hold time	14						US
tsu(E)	Enable setup time	15	-		3			US
tH(E)	Enable hold time	15			3			US.
tint	Enable data interval time	15 14			1	_		US US
tr	Rise time	13 14 15	Vcc1=4.5~5.5			-	1	us
tr	Fail time	13 14 15			-	-	1	us
tbt	Next enable prohibit time	15			┝─────	·	<u> </u>	
A		13			5	-		us
tbci .	bcl Next clock prohibit time			·.	5	- 1	_	us



## SERIAL INPUT PLL FREQUENCY SYNTHESIZER FOR TV/VCR

#### METHOD OF SETTING DATA

The frequency demultiplying ratio uses 15bits. Setting up the band switching output uses 4bits.

The test mode data uses 8bits. The total bits used is 27bits. Data is read in when the enable signal is "H" and the clock signal falls.


The band switching data is read in at the 4th pulse of the clock signal. The program mable counter data is read into the latch by the fall of the enable signal after the 18th pulse of the clock signal or the fall of the 19th pulse of the clock signal. When the enable signal goes to "L" before the 18th pulse of the enable signal, only the band SW data is updated and other data is ignored.

The shift register is equipped with the 18/19 bit automatic decision function. When the 18th bit data is used, the M9 bit of the program counter is reset and the 1/512 division of the reference frequency is set. In case of the 19th bit, 1/1024 division of the reference frequency is set.

#### (1)Transfer of the 18th bit data

Data is latched by the fall of the enable signal after the 18th clock signal. At this time, the division of the 1/512 of reference frequency is used.


When the enable signal is "H" and the clock signal is input 19 pulses or more, it is considered the 19th bit data and the division of 1/1024 of the reference frequency is set. 18 bits data transmission is not completed till power supply is spent once again when division ratio is established once by 1/1024.



#### (2)Transfer of the 19th bit data

The data is latched at the 19th pulse of the clock signal. At this time, 1/1024 frequency division ratio is used. Clock signals after the above are invalid.

(It is necessary to have the ENA to fall between the 19th and the 20th bits by all means for the first data transfer after the power is turned ON.)



## HOW TO SET THE DIVIDING RATIO OF THE PROGRAM-MABLE DIVIDER

#### (1)Transfer of the 18th bit data

Total division N is given by the following formulas in addition to the prescaler used in the previous stage.

 $N=8 \cdot (32M+S)$  M : 9bit main counter division

S: 5bit swallow counter division

The M and S counters are binary the possible ranges of division are as follows.

32≦M≦511

0≤S≤31

Therefore, the range of division N is  $8,192 \sim 131,064$ .

The tuning frequency fvco is given in the following equations.

 $fvco=freeF \times N$ =7.8125 × 8 × (32M + S) =62.5 × (32M + S) [kHz] Therefore, the tuning frequency range is 64MHz ~ 1023.9375MHz

(2)Transfer of the 19th bit data

Total divition N is given by the following formulas in addition to the prescaler used in the previous stage.

N=8 · (32M+S) M : 10bit main counter division

S: 5bit swallow counter division



# SERIAL INPUT PLL FREQUENCY SYNTHESIZER FOR TV/VCR

The M and S counters are binary the possible ranges of division are as follows.

32≤M≤1023

0**≦**S**≦**31

Therefore, the range of division N is 8,192  $\sim$  262,136. The tuning frequency fvco is given in the following equations.

## **TEST MODE DATA SET UP METHOD**

The data for the test mode uses 20  $\sim$  27bits. Data is latched when the 27th clock signal falls.


 $fvco = fref \times N$ 

 $=3.90625 \times 8 \times (32M+S)$ 

 $=31.25 \times (32M+S)$  [kHz]

Therefore, the tuning frequency range is 32MHz ~ 1023.96875MHz

(1)When transferring 3-wire 27 bit data



os

## (2)Test mode bit set up

Х : Random, normal 0 CP : Set up the charge pump current value T0, T1, T2 : Set up test modes

RSa, RSb : Set the frequency division of the reference frequency : Set up the tuning amplifier

### Setting up the output current value of the charge pump of the phase comparator

CP	Charge pump current	Mode
0	50uA	Normal
1	250uA	Test /

#### Setting up for the test mode

T2	T1	TO	Charge pump	12 pin output	Mode
0	0	Х	Normal operation	LD	Normal operation
0	1	X	High impedance	LD	Test mode
1	1	0	Sink	LD	Test mode
1	1	1	Source	LD	Test mode
1 <b>1</b>	0	0	High impedance	f REF	Test mode
1	0	1	High impedance	f t/N	Test mode

## Set up for the reference frequency division ratio

RSa	RSb	Division ratio
1	1	1/512
0	1	1/1024
X	0	1/640

### Set up the tuning amplifier

OS	Tuning voltage output	Mode
0	ON	Normal
1	OFF	Test


### Power on reset operation (Initial state the power is turned ON)

TSUBISH


BS4 ~ BS1	: OFF
Charge pump	: High impedance
Tuning amplifier	: OFF
Charge pump current	: 250 µ A
Frequency division ratio	: 1/512

# SERIAL INPUT PLL FREQUENCY SYNTHESIZER FOR TV/VCR

## TIMING DIAGRAM




## **CRYSTAL OSCILLATOR CONNECTION DIAGRAM**



Crystal oscillator characteristics Actual resistance : less than  $100\,\Omega$  Load capacitance : 20 pF

# SERIAL INPUT PLL FREQUENCY SYNTHESIZER FOR TV/VCR

## **APPLICATION EXAMPLE**



MITSUBISH

Units Resistance:Ω Capacitance:F