## MX•CDM,INL. MiXed Signal ICs

- FEATURES
- Operates in High Noise Conditions
- $\geq 36 \mathrm{~dB}$ Signal Input Range
- High Sensitivity
- Low Power Operation 2.7 V to 5.5 V
- Adjustable Bandwidth
- Adjustable Frequency
- APPLICATIONS
- Single and Multitone System Applications


The MX105A is a monolithic CMOS tone detector for tone decoding in single and multitone signaling systems. Using phase locked loop (PLL) decoding techniques, the MX105A recognizes tones in the presence of high noise levels and strong adjacent channel tones. Detection frequency and bandwidth can each be independently adjusted. The design is immune to high levels of harmonic and sub-harmonic noise. It also maintains excellent noise immunity and constant bandwidth over a wide range of input signal levels.
The MX105A requires a voltage supply of 2.7 V to 5.5 V and is available in the following package styles: 16 -pin SOIC (MX105ADW), 16-pin PDIP (MX105AP), and 24-pin PLCC (MX105ALH).

## CONTENTS

Section Page

1. Block Diagram ..... 3
2. Signal List ..... 4
3. External Components ..... 5
4. General Description ..... 6
5. Application ..... 7
5.1 Method for Calculating External Component Values ..... 7
5.2 Define fo ..... 7
5.3 Calculate Minimum Usable Bandwidth ..... 7
5.4 Calculate The Recommended Operating Bandwidth ..... 7
5.5 Select R4 for Operating BW .....  8
5.6 Calculate R2×C2A ..... 8
5.7 Define Maximum Allowed Response Time. .....  8
5.8 Calculate $\mathrm{R} 3 \times \mathrm{C} 3 \mathrm{~A}$ ..... 8
5.9 Calculate Maximum De-response Time ..... 9
5.10 Calculate Signal to Noise Performance ..... 10
5.11 Calculate C4 for $30^{\circ}$ Phase Shift ..... 10
6. Performance Specification ..... 11
6.1 Electrical Performance ..... 11
6.1.1 Absolute Maximum Ratings ..... 11
6.1.2 Operating Limits ..... 11
6.1.3 Operating Characteristics ..... 12
6.2 Packaging ..... 13
$\mathrm{MX} \cdot \mathrm{COM}$, Inc. reserves the right to change specifications at any time and without notice.

## 1. Block Diagram



Figure 1: Block Diagram

## 2. Signal List

| Pin No. | Pin No. | Name | Type | Description |
| :---: | :---: | :---: | :---: | :---: |
| DW/P | LH |  |  |  |
| 1 | 1 | INPUT AMP IN | input | AC couple to this input. Nominal input impedance is $200 \mathrm{k} \Omega$. |
| 2 | 3 | INPUT AMP OUT | output | Nominal output impedance is $1 \mathrm{k} \Omega$. |
| 3 | 5 | R3 | input | Detect filter resistor pin. |
| 4 | 6 | R2 | input | PLL loop filter resistor pin. For improved performance C4 may be chosen to provide $30^{\circ}$ of phase shift at the loop filter input. |
| 5 | 7 | $\mathrm{C}_{3}$ | output | Detect filter capacitor pin A |
| 6 | 8 | $\mathrm{C}_{3}$ | output | Detect filter capacitor pin B |
| 7 | 10 | $\mathrm{C}_{2}{ }_{\text {A }}$ | output | Loop filter capacitor pin A |
| 8 | 11 | $\mathrm{C}_{2}{ }_{\text {B }}$ | output | Loop filter capacitor pin B |
| 9 | 13 | DETECT OUT | output | PMOS open drain output - active on detect. |
| 10 | 14 | $\mathrm{V}_{S S}$ | power | Ground. |
| 11 | 16 | $\mathrm{R} 4_{\mathrm{A}}$ | input | Bandwidth control resistor pin A |
| 12 | 17 | R4 ${ }_{\text {B }}$ | input | Bandwidth control resistor pin B |
| 13 | 19 | $\mathrm{Cl}_{\mathrm{B}}$ | output | VCO capacitor B |
| 14 | 20 | $\mathrm{Cl}_{\mathrm{A}}$ | output | VCO capacitor A |
| 15 | 22 | R1 | input | VCO discharge resistor. When potentiometer tuning is required, a series resistor is recommend to prevent possible shorting to ground. |
| 16 | 24 | $\mathrm{V}_{\mathrm{DD}}$ | power | Power supply. |

## 3. External Components



Figure 2: Recommended External Components

| $R 1_{\mathrm{F}}$ | See Section 5.2 | $300 \mathrm{k} \Omega$ |  |
| :---: | :---: | :---: | :---: |
| $\mathrm{R} 1_{\mathrm{V}}$ | See Section 5.2 | $100 \mathrm{k} \Omega$ |  |
| R 2 | See Section 5.6 |  |  |
| R 3 | See Section 5.8 |  |  |
| $\mathrm{R4}$ | See Section 5.5 |  |  |
| $\mathrm{R}_{\mathrm{L}}$ | Note 4 | $20 \mathrm{k} \Omega$ | $\pm 20 \%$ |
| $\mathrm{C}_{\mathrm{A}}$ | See Section 5.2 <br> Note 2 |  |  |
| $\mathrm{C} 1_{\mathrm{B}}$ | See Section 5.2 <br> Note 2 |  |  |


| $\mathrm{C} 2_{\mathrm{A}}$ | See section 5.6 <br> Note 2 |  |  |
| :---: | :---: | :---: | :---: |
| $\mathrm{C} 2_{\mathrm{B}}$ | See Section 5.6 <br> Note 2 |  |  |
| $\mathrm{C}_{\mathrm{A}}$ | See Section 5.8 <br> Note 2 |  |  |
| $\mathrm{C} 3_{\mathrm{B}}$ | See Section 5.8 <br> Note 2 |  |  |
| C 4 | See Section 5.11 <br> Note 1, 2 | $0.27 \mu \mathrm{~F}$ | $\pm 20 \%$ |
| C 5 | C6 | D1 | See Section 5.9 <br> Note 3 |
| small signal <br> diode (1N914) |  |  |  |

## External Components Notes:

1. For improved performance, C4 may be chosen to provide $30^{\circ}$ phase shift at the VCO loop filter input.
2. For compatibility with the $M X 105$; capacitors ( $C 1-C 4$ ) may be connected to $V_{D D}$ instead of $V_{S S}$.
3. For improved de-response time, a diode (D1) may be added.
4. Any value load resistance $\left(R_{L}\right)$ may be used, providing the maximum load current does not exceed the value given in 'Maximum Ratings Specifications'.

## 4. General Description

The MX105A implements a frequency detector with a phase locked loop (PLL) and a lock detector. The voltage controlled oscillator (VCO) center frequency, detection bandwidth, loop filter, and detect filter are all independently controlled by external components.
The MX105A provides a pair of pseudo-sinewave multipliers for splitting the input signal into approximately orthogonal components. These multipliers are implemented with commutating filters (cyclically sampling filters) which translate an in band AC input signal to DC. The commutating loop filter is used as the phase detector of the PLL while the commutating detect filter provides for lock detection. Each pseudo-sinewave has a cyclic form (110-1-10) to eliminate low order harmonic responses. The loop filter produces an error signal, which when applied to the VCO input allows frequency locking. A limiter between the loop filter output and the VCO input provides tunable control of the detection bandwidth (BW). Once lock is achieved the detect filter produces a DC value proportional to the input tone amplitude. An internally generated reference is compared to the detect filter output to determine whether the PLL is locked to an input tone. Once lock is determined the internal reference is reduced by $50 \%$ to minimize output chatter with marginal input signals.
The sampling clocks of the detect filter lag those of the loop filter by $60^{\circ}$. To improve performance, a capacitor (C4) can be used to phase shift the input to the loop filter by $30^{\circ}$. This shifts all sampling clocks an additional $30^{\circ}$ relative to the input tone to phase align the detect filter sampling clocks with the amplitude peaks of the input tone.
Figure 3 shows the sampling clocks relative to an in band input tone; this figure represents the steady state 'locked' condition without C4.


Figure 3: Sampling Clocks of Commutating Filters

## 5. Application

The external components shown in Figure 2 are used to adjust the various performance parameters of the MX105A. The signal-to-noise performance, response time and signal bandwidth are all interrelated factors which should be optimized to meet the requirements of the application.
By selecting component values in accordance with the following formulas, optimum circuit performance is obtained for any given application.
First define the following application parameters:
A. The center frequency to be detected ( $\mathrm{f}_{0}$ ).
B. The MX105A Minimum Usable Bandwidth (MUBW). This is obtained by taking into account the worst case tolerances on the input tone frequency and variations in the MX105A $f_{0}$ due to supply voltage and any temperature effect of the MX105A and its supporting components.
C. The maximum permissible MX105A response time.
D. The minimum input signal amplitude.

Note: Using this information the appropriate component values can be calculated, and the signal-to-noise performance can be read from a chart. Do not add large safety margins for response time and minimum signal amplitude; reasonable margins are already included in the formulas. Excessive margins may result in reduced noise immunity.

### 5.1 Method for Calculating External Component Values

The examples on the following pages demonstrate the calculation of component values for any given application. For the purpose of the examples, the values below are used:
A. $f_{0}=2800 \mathrm{~Hz}$
B. $\Delta \mathrm{TEMP}=100^{\circ} \mathrm{C}, \Delta \mathrm{V}_{\mathrm{DD}}=1 \mathrm{~V}, \Delta \mathrm{f}_{\mathrm{IN}}=0.5 \%$
C. Maximum allowed response time $=50 \mathrm{~ms}$
D. Minimum input signal amplitude $=200 \mathrm{mV}_{\text {RMS }}$.

### 5.2 Define $f_{0}$

The components $\mathrm{R} 1, \mathrm{C1}_{\mathrm{A}}$ and $\mathrm{C1}_{\mathrm{B}}$ set the free running frequency of the VCO and therefore the $\mathrm{f}_{0}$ of the MX105A. As shown below, the frequency of 2800 Hz corresponds to a capacitor value of 220 pF and a resistor value of $385 \mathrm{k} \Omega$. This resistance can be achieved with a $300 \mathrm{k} \Omega$ fixed resistor for $R 1_{\mathrm{F}}$ and for $\mathrm{R} 1_{\mathrm{V}}$ a $100 \mathrm{k} \Omega$ potentiometer. The capacitance of $\mathrm{C1}_{\mathrm{A}}$ and $\mathrm{C1}_{\mathrm{B}}$ should include $10-20 \mathrm{pF}$ parasitic capacitance due to the device and its package plus any board parasitic capacitance.

$$
\begin{gathered}
\mathrm{f}_{0}=\frac{1}{\mathrm{~K} \cdot \mathrm{R} 1\left(\mathrm{C1}_{\mathrm{A}}+\mathrm{C1}_{\mathrm{B}}\right)} \Rightarrow \mathrm{R} 1 \times \mathrm{C1}_{\mathrm{A}}=\frac{1}{2 \mathrm{Kf}_{0}} \\
\text { where: } \mathrm{K}=2.1 \pm 5 \% \\
\mathrm{R} 1=\left(\mathrm{R} 1_{\mathrm{F}}+\mathrm{R} 1 \mathrm{~V}\right)
\end{gathered}
$$

### 5.3 Calculate Minimum Usable Bandwidth

Minimum Usable Bandwidth (MUBW) is the TOTAL bandwidth required for the following:
A. Input signal frequency tolerance
B. MX105A $\mathrm{f}_{0}$ temperature coefficient ( $\mathrm{T}_{\mathrm{C}}=100 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ )
C. MX105A $\mathrm{f}_{0}$ supply voltage coefficient $\left(\mathrm{V}_{\mathrm{C}}=5000 \mathrm{ppm} / \mathrm{V}\right)$

Note: Add $\mathrm{A}, \mathrm{B}$ and C and express as TOTAL bandwidth, not as a $\pm$ percentage (\%) value.

$$
\begin{aligned}
& \text { MUBW }=\Delta f_{0}+T_{C} \Delta T E M P+V_{C} \Delta V \\
& \text { MUBW }=0.5+0.01 \times 100+0.5 \times 1=2 \%
\end{aligned}
$$

### 5.4 Calculate The Recommended Operating Bandwidth

$$
B W=\frac{10+M U B W}{2}=\frac{10+2}{2}=6 \%
$$

### 5.5 Select R4 for Operating BW

$$
\mathrm{R} 4=\frac{4.8 \times \mathrm{BW}}{10.35-\mathrm{BW}}=\frac{4.8 \times 6}{10.35-6} \approx 6.8 \mathrm{k} \Omega
$$

The exact bandwidth given by any value of R4 will vary slightly. In applications where an exact bandwidth is required, R4 should be a variable resistor to permit adjustment.

### 5.6 Calculate $\mathrm{R} 2 \times \mathrm{C} \mathbf{2 A}_{A}$

$$
\mathrm{R} 2 \times \mathrm{C}_{\mathrm{A}} \approx \frac{100}{3 \times \mathrm{f}_{0} \times \mathrm{BW}}
$$

For a frequency of 2800 Hz , a bandwidth of $6 \%$, and a choice of $C 2_{A}=0.01 \mu \mathrm{~F} \Rightarrow R_{V}=200 \mathrm{k} \Omega$.
Note: Use nearest preferred values.

### 5.7 Define Maximum Allowed Response Time

The maximum response time ( $T_{\text {ON }}$ ) is the sum of the VCO lock time ( $T_{\text {LOCK }}$ ) and the DETECT integration time ( $T_{\text {DETECT }}$ ). The MX105A's Ton must not exceed the maximum time allowed for the application, but a value lying near the maximum gives the best $\mathrm{S} / \mathrm{N}$ performance.
A. Calculate $\mathrm{T}_{\text {LOCK }}$

$$
\mathrm{T}_{\text {LOCK }}=\frac{150}{\mathrm{f}_{0} \times \mathrm{BW}}
$$

Using the formula above, for a frequency of 2800 Hz and a bandwidth of $6 \%$ the approximate Lock time (TLOCK) will be 9 ms . Since the maximum response time is 50 ms , a DETECT time of 41 ms is allowed.
Note: $\mathrm{T}_{\text {LOCK }}$ may vary from near zero to the value given, causing corresponding variations in actual $\mathrm{T}_{\mathrm{ON}}$.
B. Calculate Maximum Allowable $\mathrm{T}_{\text {DETECT }}$

$$
\mathrm{T}_{\text {DETECT }}=\mathrm{T}_{\mathrm{ON}}^{\text {MAX }} \text { }-\mathrm{T}_{\text {LOCK }}
$$

C. Define Minimum Expected Signal Amplitude ( $\mathrm{V}_{\mathrm{IN}_{\text {MIN }}}$ )

This is used in calculating $T_{\text {DETECT }}$ components.

### 5.8 Calculate $\mathrm{R} 3 \times \mathrm{C} 3_{\mathrm{A}}$

$$
\mathrm{R} 3 \times \mathrm{C} 3_{\mathrm{A}} \approx \frac{\mathrm{~T}_{\mathrm{DETECT}}}{-3 \times \ln \left(1-\frac{\mathrm{V}_{\mathrm{TH}}}{\mathrm{~V}_{\mathrm{IN}_{\mathrm{MI}}}}\right)}
$$

where: $\mathrm{V}_{\mathrm{TH}}$ is the detect filter sensitivity.

## Note:

1. For a signal amplitude of 200 mV RMS , a resistor value R 3 of $510 \mathrm{k} \Omega$ with a $0.1 \mu \mathrm{~F}$ capacitor for $\mathrm{C}_{\mathrm{A}}$ and $\mathrm{C} 3_{\mathrm{B}}$ will yield a TDETECT time of 20 ms . This in turn yields a response time of $9 \mathrm{~ms}+20 \mathrm{~ms}=29 \mathrm{~ms}$.
2. Use nearest preferred values.

### 5.9 Calculate Maximum De-response Time

$$
\mathrm{T}_{\text {OFF }} \approx-3 \times \ln \left(\frac{\mathrm{V}_{\mathrm{TH}}}{\mathrm{~V}_{\mathrm{I}_{\mathrm{NAX}}}}\right) \mathrm{R} 3 \times \mathrm{C} 3_{\mathrm{A}}
$$

where: $\mathrm{V}_{\mathrm{TH}}$ is the detect filter sensitivity.
For improved de-response time, a diode (1N914 or similar) can be placed between pins 5 and 6, as shown in Figure 3. The formula and figure below show the approximate time the MX105A will take to turn off after an in-band signal has been removed. The effect of this diode is to greatly reduce the turn-off time with signal input amplitudes greater than 300 $\mathrm{mV}_{\mathrm{RMS}}$. This graph is for $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$; for lower $\mathrm{V}_{\mathrm{DD}} K D T$ increases.

$$
\mathrm{T}_{\text {OFF }} \approx \mathrm{K}_{\mathrm{DT}} \times \mathrm{R} 3 \times \mathrm{C}_{\mathrm{A}}
$$



Figure 4: $\mathrm{K}_{\mathrm{DT}}$ Factor for TofF vs. Signal Input Amplitude

### 5.10 Calculate Signal to Noise Performance

Worst-case $S / N$ calculations depend on calculation of a value " $M$ " using the formula shown below:

$$
\mathrm{M}=\frac{\mathrm{R} 3 \times \mathrm{C} 3_{\mathrm{A}}}{3 \times \mathrm{R} 2 \times \mathrm{C}_{\mathrm{A}}}
$$

substituting example values,

$$
M=\frac{510 \times 0.1}{3 \times 200 \times 0.01}=8.5
$$

By substituting this value for $M$ in Figure 5, the minimum required $S / N$ of an in band tone with respect to an adjacent interfering tone can be found. This then has to be increased depending on the input tone amplitude.


Figure 5: S/N vs. BW Separation
The following formula expresses the reduction in noise immunity as the input signal approaches the detect filter sensitivity $\mathrm{V}_{\mathrm{TH}}$.

$$
\text { required } \frac{S}{N}=20 \log \left(\frac{V_{I N}}{V_{I N}-V_{T H}}\right)+\frac{S}{N}_{\text {Figure } 5}
$$

If this $S / N$ is better than required for the application, $R 3 \times C 3_{A}$ can be reduced, or the operating bandwidth can be increased to obtain a faster tone detection time.
If the $\mathrm{S} / \mathrm{N}$ performance is not adequate, the operating bandwidth can be reduced toward the MUBW, or R3C3 $\mathrm{A}_{\mathrm{A}}$ can be increased to improve $\mathrm{S} / \mathrm{N}$ performance at the expense of slower response time.

### 5.11 Calculate C4 for $30^{\circ}$ Phase Shift

Capacitor C 4 is used to phase shift the input to the VCO commutating filter by $30^{\circ}$, thereby shifting the sampling clocks by the same amount. This enables the Detect sampling filter to sample and integrate at the maximum and minimum of the input tone.

$$
C 4=\frac{\tan \left(30^{\circ}\right)}{2 \pi \times f_{0} \times R_{V}} \approx \frac{0.092}{f_{0} \times R_{V}} \approx 164 \mathrm{pF}
$$

## 6. Performance Specification

### 6.1 Electrical Performance

### 6.1.1 Absolute Maximum Ratings

Exceeding these maximum ratings can result in damage to the device.

| General | Min. | Max. | Units |
| :--- | :---: | :---: | :---: |
| Supply ( $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}$ ) | -0.3 | 7.0 | V |
| Voltage on any pin (wrt $\left.\mathrm{V}_{\mathrm{SS}}\right)$ | -0.3 | $\mathrm{~V}_{\mathrm{DD}}+0.3$ | V |
| Current |  |  |  |
| $\mathrm{V}_{\mathrm{DD}}$ | -30 | 30 | mA |
| $\mathrm{~V}_{\mathrm{SS}}$ | -30 | 30 | mA |
| Any other pins | -20 | 20 | mA |
| Max. Output Switch Load Current |  | 10 | mA |
| P/LH/DW Package |  |  |  |
| Device Dissipation at $\mathrm{T}_{\mathrm{AMB}}=25^{\circ} \mathrm{C}$ |  | 800 | mW |
| Derating above $25^{\circ} \mathrm{C}$ |  | 13 | $\mathrm{~mW} /{ }^{\circ} \mathrm{C} \mathrm{above} 25^{\circ} \mathrm{C}$ |
| Storage Temperature | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |
| Operating Temperature | -30 | 85 | ${ }^{\circ} \mathrm{C}$ |

### 6.1.2 Operating Limits

Correct operation of the device outside these limits is not implied.

|  | Notes | Min. | Typ. | Max. | Units |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Supply $\left(\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}\right)$ |  | 2.7 | $3.3 / 5.0$ | 5.5 | V |
| Operating Temperature |  | -30 |  | 85 | ${ }^{\circ} \mathrm{C}$ |

### 6.1.3 Operating Characteristics

For the following conditions unless otherwise specified:
$\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} @ \mathrm{~T}_{\mathrm{AMB}}=25^{\circ} \mathrm{C}$
Load resistance on decoder output $=20 \mathrm{k} \Omega$.

|  | Notes | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Static Parameters |  |  |  |  |  |
| IDD |  |  | 1.0 |  | mA |
| Amplifier Input Impedance |  | 160 | 200 |  | $\mathrm{k} \Omega$ |
| Digital Output Impedance |  |  | 500 | 1000 | $\Omega$ |
| Analog Output Impedance |  |  | 1000 | 1200 | $\Omega$ |
| Dynamic Parameters |  |  |  |  |  |
| Input Signal |  |  |  |  |  |
| Frequency |  | 40 |  | 20,000 | Hz |
| Lowest Must Detect Level | 1 |  | 30 |  | mV RMS |
| Highest Will Not Detect Level | 1 |  | 20 |  | mV RMS |
| Highest Will Not Detect $\mathrm{f}_{0} / 2$ | 1, 2 |  | $\begin{gathered} 30 \\ 790 \\ \hline \end{gathered}$ |  | $\begin{gathered} \mathrm{dB} \\ \mathrm{mV}_{\mathrm{RMS}} \\ \hline \end{gathered}$ |
| Highest Will Not Detect 5(fo) | 1, 2 |  | $\begin{gathered} 20 \\ 250 \\ \hline \end{gathered}$ |  | $\begin{gathered} \mathrm{dB} \\ \mathrm{mV}_{\mathrm{RMS}} \end{gathered}$ |
| VCO |  |  |  |  |  |
| Frequency | 3 | 120 |  | 120,000 | Hz |
| Frequency Stability |  |  | $\begin{gathered} 100 \\ 5000 \end{gathered}$ |  | $\begin{aligned} & \hline \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ & \mathrm{ppm} / \mathrm{V} \end{aligned}$ |
| BW Limiter |  |  |  |  |  |
| BW Range |  | 2 |  | 10 | \%fo |
| Amplifier |  |  |  |  |  |
| Open Loop Gain |  |  | 60 |  | dB |
| GBWP |  |  | 1.0 |  | MHz |
| Closed Loop Gain |  |  | 0 |  | dB |
| Detect Commutating Filter |  |  |  |  |  |
| Sensitivity ( $\mathrm{V}_{\mathrm{TH}}$ ) | 1 |  | 25 |  | mV RMS |

## Operating Characteristics Notes:

1. Multiply by $\mathrm{V}_{\mathrm{DD}} / 5 \mathrm{~V}$ for other supply values.
2. The reference level is $V_{T H}$. The following formula converts dB to $\mathrm{mV}_{\mathrm{RMS}}$.

$$
\mathrm{mV} \text { RMS }={ }_{10}{ }^{(\mathrm{dB} / 20)} \times \mathrm{V}_{\mathrm{TH}}
$$

3. Observing pins 13,14 , or 15 (DW/J package) will cause a frequency shift due to additional loading. If tuning center frequency by observing oscillator, design in a buffer amplifier between pin 15 and probe/calibration point and tune with no input signal. Otherwise, tune by observing detect output band edges while sweeping input signal. VCO center frequency is $6\left(f_{0}\right)$ at pin 15 while it is $3\left(f_{0}\right)$ at pins 13 and 14 .

### 6.2 Packaging



Figure 6: 16-pin SOIC Mechanical Outline: Order as part no. MX105ADW


Figure 7: 16-pin PDIP Mechanical Outline: Order as part no. MX105AP


Figure 8: 24-pin PLCC Mechanical Outline: Order as part no. MX105ALH

COMMUNICATION SEMICONDUCTORS

## CML Product Data

In the process of creating a more global image, the three standard product semiconductor companies of CML Microsystems Plc (Consumer Microcircuits Limited (UK), MX-COM, Inc (USA) and CML Microcircuits (Singapore) Pte Ltd) have undergone name changes and, whilst maintaining their separate new names (CML Microcircuits (UK) Ltd, CML Microcircuits (USA) Inc and CML Microcircuits (Singapore) Pte Ltd), now operate under the single title CML Microcircuits.
These companies are all $100 \%$ owned operating companies of the CML Microsystems Plc Group and these changes are purely changes of name and do not change any underlying legal entities and hence will have no effect on any agreements or contacts currently in force.

## CML Microcircuits Product Prefix Codes

Until the latter part of 1996, the differentiator between products manufactured and sold from MXCOM, Inc. and Consumer Microcircuits Limited were denoted by the prefixes MX and FX respectively. These products use the same silicon etc. and today still carry the same prefixes. In the latter part of 1996, both companies adopted the common prefix: CMX.

This notification is relevant product information to which it is attached.
CML Microcircuits (USA) [formerly MX-COM, Inc.] Product Textual Marking
On CML Microcircuits (USA) products, the 'MX-COM' textual logo is being replaced by a 'CML’ textual logo.

Company contact information is as below:


CML Microcircuits (UK) Ltd
COMMUNICATION SEMICONDUCTORS

Oval Park, Langford, Maldon, Essex, CM9 6WG, England
Tel: +44 (0)1621875500
Fax: +44 (0)1621875600
uk.sales@cmlmicro.com www.cmlmicro.com


CML Microcircuits (USA) Inc.
COMMUNICATION SEMICONDUCTORS

4800 Bethania Station Road,
Winston-Salem, NC 27105, USA
Tel: +1 336744 5050, 08006385577
Fax: +13367445054
us.sales@cmlmicro.com www.cmlmicro.com


CML Microcircuits (Singapore)Pte Ltd COMMUNICATION SEMICONDUCTORS

No 2 Kallang Pudding Road, 09-05/ 06 Mactech Industrial Building, Singapore 349307
Tel: +657450426
Fax: +65 7452917
sg.sales@cmlmicro.com www.cmlmicro.com

