

The TMP68HC11A1T-3/TMP68HC11A0T-3 microcontroller (MCU) device is a high speed version of the TMP68HC11A1/A0 MCU device.

The entire data sheet of the TMP68HC11A8 MCU applies to the TMP68HC11A1T-3/TMP68HC11A0T-3 MCU with the exceptions provided in this appendix.


## 1. ELECTRICAL SPECIFICATIONS

### 1.1 MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	V <sub>DD</sub>	-0.3 to +7.0	V
Input Voltage	V <sub>in</sub>	-0.3 to +7.0	V
Operating Temperature Range TMP68HC11A0/A1x-3	T <sub>A</sub>	T <sub>L</sub> to T <sub>H</sub> 0 to 70	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to 150	°C
Current Drain per Pin*	I <sub>D</sub>	25	mA
Excluding V <sub>DD</sub> , V <sub>SS</sub> , V <sub>RH</sub> , and V <sub>RL</sub>			

\* One pin at a time, observing maximum power dissipation limits.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either GND or V<sub>DD</sub>).




**1.2 DC ELECTRICAL CHARACTERISTICS ( $V_{DD} = 5.0 \text{ Vdc} \pm 10\%$ ,  $V_{SS} = 0 \text{ Vdc}$ ,  $T_A = T_L$  to  $T_H$ , unless otherwise noted)**

Characteristic	Symbol	Min	Max	Unit
Output Voltage $I_{Load} = \pm 10.0 \mu\text{A}$ (see Note 1)	All Outputs $V_{OL}$ $V_{OH}$	$-$ $V_{DD} - 0.1$	0.1 $-$	V
Output High Voltage $I_{Load} = -0.8 \text{ mA}$ , $V_{DD} = 4.5 \text{ V}$ (see Note 1)	All Outputs Except RESET, XTAL, and MODA $V_{OH}$	$V_{DD} - 0.8$	$-$	V
Output Low Voltage $I_{Load} = 1.6 \text{ mA}$	All Outputs Except XTAL $V_{OL}$	$-$	0.4	V
Input High Voltage	All Inputs Except RESET $V_{IH}$	$0.7 \times V_{DD}$ $0.8 \times V_{DD}$	$V_{DD}$ $V_{DD}$	V
Input Low Voltage	All Inputs $V_{IL}$	$V_{SS}$	$0.2 \times V_{DD}$	V
I/O Ports, Three-State Leakage $V_{in} = V_{IH}$ or $V_{IL}$	PA7, PC0-PC7, PD0-PD5, AS/STRA, MODA LIR, RESET $I_{OZ}$	$-$	$\pm 10$	$\mu\text{A}$
Input Current (see Note 2) $V_{in} = V_{DD}$ or $V_{SS}$ $V_{in} = V_{DD}$ or $V_{SS}$	PA0-PA2, IRQ XIRQ MODB/V <sub>STBY</sub> $I_{in}$	$-$ $-$	$\pm 1$ $\pm 10$	$\mu\text{A}$
RAM Standby Voltage	Powerdown $V_{SB}$	3.8	$V_{DD}$	V
RAM Standby Current	Powerdown $I_{SB}$	$-$	20	$\mu\text{A}$
Total Supply Current(see Note 3)				
RUN: Single Chip	$I_{DD}$	$-$	27	$\text{mA}$
WAIT: All Peripheral Functions Shut Down	$W_{IDD}$	$-$	35	$\text{mA}$
STOP: No Clocks, Single-Chip Mode	$S_{IDD}$	$-$	15 20 150	$\text{mA}$ $\text{mA}$ $\mu\text{A}$
Input Capacitance	PA0-PA2, PE0-PE7, IRQ, XIRQ, EXTAL PA7, PC0-PC7, PD0-PD5, AS/STRA, MODA/LIR, RESET $C_{in}$	$-$ $-$	8 12	$\text{pF}$
Power Dissipation	Single Chip Mode Expanded Multiplexed Mode $P_D$	$-$ $-$	150 195	mW

Notes :

1.  $V_{OH}$  specification for RESET and MODA is not applicable because they are open-drain pins.  
 $V_{OH}$  specification not applicable to ports C and D in wire-OR mode.
2. See A/D specification for leakage current for port E.
3. All ports configured as inputs,  
 $V_{IH} \geq V_{DD} - 0.2 \text{ V}$ ,  $V_{IL} \leq 0.2 \text{ V}$ , No dc loads,  
EXTAL is driven with a square wave, and  $t_{cyc} = 333 \text{ ns}$ .

**Notes:**

1. Full test loads are applied during all dc electrical and ac timing measurements.
2. During ac timing measurements, inputs are driven to 0.4 volts and V<sub>DD</sub>-0.8 volts while timing measurements are taken at the 20% and 70% of V<sub>DD</sub> points.


Figure 1.1 Test Methods

1.3 CONTROL TIMING ( $V_{DD} = 5.0 \text{ Vdc} \pm 10\%$ ,  $V_{SS} = 0 \text{ Vdc}$ ,  $T_A = T_L \text{ to } T_H$ )

Characteristic	Symbol	3.0MHz		Unit
		Min	Max	
Frequency of Operation	$f_O$	dc	3.0	MHz
E Clock Period	$t_{cyc}$	333	-	ns
Crystal Frequency	$f_{XTAL}$	-	12.0	MHz
External Oscillator Frequency	$4f_O$	dc	12.0	MHz
Processor Control Setup Time (see Figures 1.3, 1.5, and 1.6)	$t_{PCS}$	30	-	ns
Reset Input Pulse Width (see Note 1 and Figure 1.3)	$t_{PWRSTL}$	8	-	$t_{cyc}$
		1	-	
Mode Programming Setup Time (see Figure 1.3)	$t_{MPS}$	2	-	$t_{cyc}$
Mode Programming Hold Time (see Figure 1.3)	$t_{MPH}$	10	-	ns
Interrupt Pulse Width, IRQ Edge Sensitive Mode (see Figures 1.4 and 1.6)	$t_{PWIRQ}$	340	-	ns
Wait Recovery Startup Time (See Figure 1.5)	$t_{WRS}$	-	4	$t_{cyc}$
Timer Pulse Width Input Capture, Pulse Accumulator Input (see Figure 1.2)	$t_{PWTIM}$	340	-	ns

Note : 1. RESET will be recognized during the first clock cycle it is held low. Internal circuitry then drives the pin low for four clock cycles, releases the pin, and samples the pin level two cycles later to determine the source of the interrupt.

2. All timing is shown with respect to 20%  $V_{DD}$  and 70%  $V_{DD}$  unless otherwise noted.



## Notes :

1. Rising edge sensitive input
2. Falling edge sensitive input
3. Maximum pulse accumulator clocking rate is E frequency divided by 2.

Figure 1.2 Timer Inputs Timing Diagram




Figure 1.3 POR and External Reset Timing Diagram




Figure 1.4 STOP Recovery Diagram





Figure 1.5 WAIT Recovery from Interrupt Timing Diagram



## Notes:

1. Edge sensitive **IRQ** pin (IRQE bit=1).
2. Level sensitive **IRQ** pin (IRQE bit=0).

Figure 1.6 Interrupt Timing Diagram

1.4 PERIPHERAL PORT TIMING ( $V_{DD} = 5.0 \text{ Vdc} \pm 10\%$ ,  $V_{SS} = 0 \text{ Vdc}$ ,  $T_A = T_L$  to  $T_H$ )

Characteristic	Symbol	3.0MHz		Unit
		Min	Max	
E Clock Period	$t_{cyc}$	333	—	ns
Peripheral Data Setup Time (MCU Read of Ports A,C,D, and E) (see Figure 1.8)	$t_{PDSU}$	100	—	ns
Peripheral Data Hold Time (MCU Read of Ports A,C,D, and E) (see Figure 1.8)	$t_{PDH}$	50	—	ns
Delay Time, Peripheral Data Write (see Figures 1.7,1.9,1.12, and 1.13) MCU Write to Port A MCU Writes to Ports B,C, and D	$t_{PWD}$	— —	200 185	ns
Input Data Setup Time(Port C) (see Figure 1.10 and 1.11)	$t_{IS}$	60	—	ns
Input Data Hold Time(Port C) (see Figure 1.10 and 1.11)	$t_{IH}$	100	—	ns
Delay Time, E Fall to STRB (see Figures 1.9,1.11,1.12, and 1.13)	$t_{DEB}$	—	180	ns
Setup Time, STRA Asserted to E Fall (see Note 1) (see Figures 1.11,1.12, and 1.13)	$t_{AES}$	0	—	ns
Delay Time, STRA Asserted to Port C Data Output Valid (see Figure 1.13)	$t_{PCD}$	—	100	ns
Hold Time, STRA Negated to Port C Data (see Figure 1.13)	$t_{PCH}$	10	—	ns
Three-State Hold Time (see Figure 1.13)	$t_{PCZ}$	—	150	ns

## Notes :

1. If this setup time is met, STRB will acknowledge in the next cycle. If it is not met, the response may be delayed one more cycle.
2. Port C and D timing is valid for active drive (CWOM and DWOM bits not set in PIOC and SPCR registers respectively).
3. All timing is shown with respect to 20%  $V_{DD}$  and 70%  $V_{DD}$  unless otherwise noted.





Figure 1.7 Port Write Timing Diagram



Note1: For non-latched operation of Port C.

Figure 1.8 Port Read Timing Diagram




Figure 1.9 Simple Output Strobe Timing Diagram






Figure 1.10 Simple Input Strobe Timing Diagram



## Notes :

1. After reading PIOC with STAF set.
2. Figure shows rising edge STRA (EGA=1) and high true STRB (INVB=1)


Figure 1.11 Port C Input Handshake Timing Diagram



## Notes :

1. After reading PIOC with STAF set.
2. Figure shows rising edge STRA (EGA=1) and high true STRB (INVB=1)

Figure 1.12 Port C Output Handshake Timing Diagram

**Notes:**

1. After reading PIOC with STAF set.
2. Figure shows rising edge STRA (EGA=1) and high true STRB (INVB=1)

Figure 1.13 Three-State Variation of Output Handshake Timing Diagram  
(STRA Enables Output Buffer)

1.5 A/D CONVERTER CHARACTERISTICS(V<sub>DD</sub>=5.0 Vdc $\pm$ 10%, V<sub>SS</sub>=0Vdc, T<sub>A</sub>=T<sub>L</sub> to T<sub>H</sub>, 750kHz  $\leq$  E  $\leq$  3.0MHz, unless otherwise noted)


Characteristic	Parameter	Min	Absolute	Max	Unit
Resolution	Number of Bits Resolved by the A/D	8	-	-	Bits
Non-Linearity	Maximum Deviation from the Ideal and an Actual A/D Transfer Characteristics	-	-	$\pm 1$	LSB
Zero Error	Difference Between the Output of an Ideal and an Actual A/D for Zero Input Voltage	-	-	$\pm 1$	LSB
Full Scale Error	Difference Between the Output of an Ideal A/D for Full-Scale Input Voltage	-	-	$\pm 1$	LSB
Total Unadjusted Error	Maximum Sum of Non-Linearity, Zero Error, and Full-Scale Error	-	-	$\pm 1.5$	LSB
Quantization Error	Uncertainty Due to Converter Resolution	-	-	$\pm 1/2$	LSB
Absolute Accuracy	Difference Between the Actual Input Voltage and the Full-Scale Weighted Equivalent of the Binary Output Code, All Error Sources Included	-	-	$\pm 2$	LSB
Conversion Range	Analog Input Voltage Range	V <sub>RL</sub>	-	V <sub>RH</sub>	V
V <sub>RH</sub>	Maximum Analog Reference Voltage (see Note 2)	V <sub>RL</sub>	-	V <sub>DD</sub> + 0.1	V
V <sub>RL</sub>	Maximum Analog Reference Voltage (see Note 2)	V <sub>SS</sub> - 0.1	-	V <sub>RH</sub>	V
$\Delta V_R$	Maximum Difference between V <sub>RH</sub> and V <sub>RL</sub> (see Note 2)	3	-	-	V
Conversion Time	Total Time to Perform a Single Analog-to-Digital Conversion: a. E Clock b. Internal RC Oscillator	-	32	-	t <sub>cyc</sub> $\mu$ s
Monotonicity	Conversion Result Never Decreases with an Increase in Input Voltage and has no Missing Codes		Guaranteed		
Zero Input Reading	Conversion Result when V <sub>in</sub> = V <sub>RL</sub>	00	-	-	Hex
Full Scale Reading	Conversion Result when V <sub>in</sub> = V <sub>RH</sub>	-	-	FF	Hex
Sample Acquisition Time	Analog Input Acquisition Sampling Time: a. E Clock b. Internal RC Oscillator	-	12	-	t <sub>cyc</sub> $\mu$ s
Sample/Hold Capacitance	Input Capacitance during Sample PEO-PE7	-	20 (Typ)	-	pF
Input Leakage	Input Leakage on A/D Pins PE0-PE7 V <sub>RL</sub> , V <sub>RH</sub>	-	-	400 1.0	nA $\mu$ A

Notes :

1. Source impedances greater than 10K $\Omega$  will adversely affect accuracy, due mainly to input leakage.
2. Performance verified down to 2.5V  $\Delta V_R$ , but accuracy is tested and guaranteed at  $\Delta V_R=5V\pm 10\%$

1.6 EXPANSION BUS TIMING ( $V_{DD} = 5.0 \text{ Vdc} \pm 10\%$ ,  $V_{SS} = 0 \text{ Vdc}$ ,  $T_A = T_L$  to  $T_H$ ,  
see Figure 1.14)

Num	Characteristic	Symbol	3.0MHz		Unit
			Min	Max	
1	Cycle Time	$t_{cyc}$	333	—	ns
2	Pulse Width, E Low	$PW_{EL}$	140	—	ns
3	Pulse Width, E High	$PW_{EH}$	135	—	ns
4	E and AS Rise and Fall Time	$t_r, t_f$	—	20	ns
9	Address Hold Time	$t_{AH}$	20	—	ns
12	Non-Muxed Address Valid Time to E Rise	$t_{AV}$	30	—	ns
17	Read Data Setup Time	$t_{DSR}$	30	—	ns
18	Read Data Hold Time	$t_{DHR}$	5	60	ns
19	Write Data Delay Time	$t_{DDW}$	—	80	ns
21	Write Data Hold Time	$t_{DHW}$	20	—	ns
22	Muxed Address Valid Time to E Rise	$t_{AVM}$	35	—	ns
24	Muxed Address Valid Time to As Fall	$t_{ASL}$	10	—	ns
25	Muxed Address Hold Time	$t_{AHL}$	20	—	ns
26	Delay Time, E to AS Rise	$t_{ASD}$	30	—	ns
27	Pulse Width, AS High	$PW_{ASH}$	60	—	ns
28	Delay Time, AS to E Rise	$t_{ASED}$	30	—	ns
29	MPU Address Access Time	$t_{ACCA}$	160	—	ns
35	MPU Access Time	$t_{ACCE}$	—	110	ns
36	Muxed Address Delay (Previous Cycle MPU Read)	$t_{MAD}$	60	—	ns



## Notes :

1. Input clocks with duty cycles other than 50% will affect bus performance. Timing parameters affected by input clock duty cycle are identified by (a) and (b). To recalculate the approximate bus timing values, substitute the following expressions in place of  $1/8 t_{cyc}$  in the formulas where applicable:


(a)  $(1-DC) \times 1/4t_{cyc}$

(b)  $DC \times 1/4t_{cyc}$

Where :

DC is the decimal value of duty cycle percentage (high time)

2. All timing is shown with respect to 20%  $V_{DD}$  and 70%  $V_{DD}$  unless otherwise noted.



Note : Measurement point shown are 20% and 70%  $V_{DD}$ .

Figure 1.14 Expansion Bus Timing Diagram


1.7 SERIAL PERIPHERAL INTERFACE (SPI) TIMING( $V_{DD} = 5.0 \text{ Vdc} \pm 10\%$ ,  $V_{SS} = 0 \text{ Vdc}$ ,  $T_A = T_L$  to  $T_H$ , see Figure 1.15)

Num.	Characteristic	Symbol	Min	Max	Unit
	Operating Frequency Master Slave	$f_{OP} (\text{m})$ $f_{OP} (\text{s})$	dc dc	1.5 3.0	MHz MHz
1	Cycle Time Master Slave	$f_{cyc} (\text{m})$ $f_{cyc} (\text{s})$	2.0 334	— —	$t_{cyc}$ ns
2	Enable Lead Time Master Slave	$t_{lead} (\text{m})$ $t_{lead} (\text{s})$	* 240	— —	ns ns
3	Enable Lag Time Master Slave	$t_{lag} (\text{m})$ $t_{lag} (\text{s})$	* 240	— —	ns ns
4	Clock (SCK) High Time Master Slave	$t_w (\text{SCKH})_m$ $t_w (\text{SCKH})_s$	227 127	— —	ns ns
5	Clock (SCK) Low Time Master Slave	$t_w (\text{SCKL})_m$ $t_w (\text{SCKL})_s$	227 127	— —	ns ns
6	Data Setup Time (Inputs) Master Slave	$t_{su} (\text{m})$ $t_{su} (\text{s})$	100 100	— —	ns ns
7	Data Hold Time (Inputs) Master Slave	$t_h (\text{m})$ $t_h (\text{s})$	100 100	— —	ns ns
8	Access Time (Time to Data Active from High-Impedance State) Slave	$t_a$	0	120	ns
9	Disable Time (Hold Time to High-Impedance State) Slave	$t_{dis}$	—	167	ns
10	Data Valid (After Enable Edge)**	$t_v (\text{s})$	—	167	ns
11	Data Hold Time (Outputs) (After Enable Edge)	$t_{ho}$	0	—	ns
12	Rise Time (20% $V_{DD}$ to 70% $V_{DD}$ , $C_L = 200\text{pF}$ ) SPI Outputs(SCK, MOSI, and MISO) SPI Inputs(SCK, MOSI, MISO, and $\overline{SS}$ )	$t_{rm}$ $t_{rs}$	— —	100 2.0	ns $\mu\text{s}$
13	Fall Time (70% $V_{DD}$ to 20% $V_{DD}$ , $C_L = 200\text{pF}$ ) SPI outputs(SCK, MOSI, and MISO) SPI Inputs(SCK, MOSI, MISO, and $\overline{SS}$ )	$t_{fm}$ $t_{fs}$	— —	100 2.0	ns $\mu\text{s}$

\* Signal production depends on software.


\*\* Assumes 200 pF load on all SPI pins.

Note : All timing is shown with respect to 20%  $V_{DD}$  and 70%  $V_{DD}$ , unless otherwise noted.



Note : This first clock edge is generated internally but is not seen at the SCK pin.


a) SPI MASTER TIMING (CPHA = 0)



Note : This last clock edge is generated internally but is not seen at the SCK pin.


b) SPI MASTER TIMING (CPHA = 1)

Figure 1.15 SPI Timing Diagrams (Sheet 1 of 2)



Note : Not defined but normally MSB of character just received.

### c) SPI SLAVE TIMING (CPHA = 0)



Note : Not defined but normally LSB of character previously transmitted.

d) SPI SLAVE TIMING (CPHA = 1)

Figure 1.15 SPI Timing Diagrams (Sheet 2 of 2)

1.8 EEPROM CHARACTERISTICS ( $V_{DD} = 5.0 \text{ Vdc} \pm 10\%$ ,  $V_{SS} = 0 \text{ Vdc}$ ,  $T_A = T_L \text{ to } T_H$ )


Characteristic	Temperature Range	Unit
	0 to 70°C	
Programming time (See Note 1)		
Under 1.0 MHz with RC Oscillator Enable	10	ms
1.0 to 2.0 MHz with RC Oscillator Disabled	20	
2.0 MHz (or Anytime RC Oscillator Enabled)	10	
Erase Time (see Note 1)	Byte, Row, and Bulk	10
Write Erase Endurance		10,000 Cycles
Data Retention		10 Years

## Notes:

1. The RC oscillator must be enabled (by setting the CSEL bit in the OPTION register) for EEPROM programming and erasure when the E-clock frequency is below 1.0MHz.

## 2. PIN ASSIGNMENT

T SUFFIX  
52 PIN PLCC




MCU11A0T/A1T-19

■ 9097249 0039768 415 ■

## DIP40-P-600

P SUFFIX : 40PIN DIP (Dual Inline Package)

(UNIT : mm)




PKG-1

■ 9097249 0039958 338 ■

## DIP48-P-600

P SUFFIX : 48PIN DIP (Dual Inline Package) (UNIT : mm)



PKG-2

■ 9097249 0039959 274 ■


**TOSHIBA**

**PACKAGE**

**SDIP64-P-750**

N SUFFIX : 64PIN SDIP (Shrink Dual Inline Package)

(UNIT : mm)




**PKG-3**

■ 9097249 0039960 T96 ■

## QFJ52-P-S750

T SUFFIX : 52PIN QFJ (Quad Flat J-leaded Package) (PLCC)

(UNIT : mm)




PKG-4

■ 9097249 0039961 922 ■

## F SUFFIX 64 PIN QFP (Quad Flat Package)

(UNIT : mm)



PKG-5

■ 9097249 0039962 869 ■