
HD61945MP

PLL Synthesizer IC


The HD61945MP for PLL synthesizer Ic has been developed for cellular radio applications.

Features

- Incorporates an 11-bit counter for standard frequency, a 10-bit main counter for the comparative frequency and a 7-bit swallow counter.
- · Low power dissipation in intermittent operation mode.




Pin Arrangement



Absolute Maximum Ratings (Published specifications) (Ta = 25°C, Vss = 0~V)

Item	Symbols	HD61945MP	Unit	Notes
Supply voltage	V _{DD} max	7.0	V	*2
Input terminal voltage range	V _{IN}	-0.3 to $V_{DD} + 0.3$	v	
Power dissipation	Pd	500	mW	*1
Operating ambient temperature range	Topr	-30 to +75	°C	<u> </u>
Storage temperature range	Tstg	-55 to +125	°C	


Notes: *1. For Ta = 75°C when mounted on a glass epoxy board.




*2. Standard operating voltage should be 5.0 ± 0.25 V.

Data, Clock, Strobe Timing Chart


(ts, th \cong 500 ns or > 400 ns, tw \cong 500 ns or > 400 ns, tv \cong 500 ns or > 0 ns)



Block Diagram




Block Functions



fix counter block: The fix consists of an 11-bit counter and a half divider. Reference frequency fix is divided by the dividend at the input register pins.

fv counter block: The fv counter block consists of a 10-bit main counter 7-bit swallow counter. It determines the dividend with an external prescaler.



Input register block: The input register block has two 24-bit registers and determines block setting values. It converts serial input signals to parallel format for input register.

PD block: The PD block sends acceleration or deceleration signals to VCO with a phase detector. It can reverse external inputs and signals, depending on values set at the input register.

Lock block: The lock block detects PLL lock status.

Control block: The control block controls block timing operations.



Pin Functions

Pin No.	Pin Name	I/O		Descr	ription			Remarks
1	MOD	0	Control signal externally.	output pin for th	e dual-modul	us prescaler c	onnected	Set to "L" when pin 20 is "H."
2	NC	_						
3	FV	I		ne comparison di should be used b		_		
4	SW1		on or off accordatch or the syn Polarity is detectime can be se	tch is incorporated to the strob nechronous signal ermined by D20 of to four modes be used to change	e signals (pin s from the int of the control by D21 and D	19) for the sector that the sector that the sector is the sector is the sector in the sector in the sector is the sector in the	rial-data trol block. vitching	Refer to Control register I and II.
5	SW2							
6	NC	_						
7	PD	0	control registe	e pump output pi r I. PD output de der output phase wn in the chart b	termined by t or and compa	he relation be	tween	Refer to Control register I.
			D ₂₁ set value	φr > φv	φr =φ v	φr < φv		
			"0"	"H"	HiZ	"L"		
			"1"	"L"	HiZ	"H"		
8	NC	_						
9	UP	0	by D21 of con between refere	e pump output p trol register I. Ou nce divider outp v is shown in the	utput determinut ut phase or a	ned by the reland comparisor	ition	Refer to Control register I.
10	DOWN	0	Pin Name	D ₂₁ set value	φr > φv	$\phi r = \phi v$	φr < φv	-
			UP	"0"	"L"	<u>Ψ' = Ψ'</u> "H"	"H"	
				"1"	"H"	"H"	"L"	
			DOWN	"0"	"H"	"H"	"L"	-
				"1"	"H"	"H"	"H"	
11	Vss			,				
12	Fvi/BAND2	I/O	outputs the state over. When D	control register I te of D19 of con 18 is "1," pin 12 phase comparate vider.	trol register II is in input mo	I to switch VC ode and extern	O band al fv can	Refer to Control register I and II.
13	Fvo/BAND1	0	the control reg	the control regist gister II to switch n the comparisor	VCO band o	over. When Di	19 is "1,"	Refer to Control register I and II.
14	FR0	0		e control register pin 14. When D				Refer to Control register I.

Pin Functions (continued)

Pin No.	Pin Name	I/O	Description	Remarks
15	FR1	Ι	External fr input pin. When D20 of control register I is "1," input signals from this pin are input to the phase comparator instead of the fr output signals from the reference divider.	Refer to Control register I.
16	LOCK	O	phase comparator lock detection pin. Outputs "H" when synchronizing. For output mode, either level output or pulse output can be chosen by D22 of control register I.	Refer to Control register I.
17	CLOCK	I	Reference clock input pin for serial data input to control registers I and II.	Pull down
18	DATA	I	Input pin for serial data to be input to control registers I and II. The last data D23 determines whether the data is latched into control register I or II.	Refer to Control register I and II. Pull down
19	STROB	I	Strobe signal input pin to latch the data into the control register. (Data is fetched when "H" signal is input.)	Pull down
20	OFF/ON	1	Phase synchronous dividing control signal input pin. When "L" is input, phase synchronous dividing is started and the state becomes operation mode. When "H" is input, the state becomes receive waiting mode.	Pull down
21	BFOUT2	0	Pin 23 fR inputs are output through the buffer. When D12 = "1,"	Refer to Control
22	BFOUT1	Ο	output is prohibited ("L" is fixed). Whe D12 = "0," signals are output through the butter.	register I and II.
23	FR	I	Reference signal(12 MHz) input pin. AC connection should be done with TCXO because the amplifier incorporates a bias circuit.	*
24	V_{DD}			
25	NC			
26	D OFF/ON	0	Prescaler power on/off signal input pin. Input P off/on = "L" signal	
27	R/C	I	to turn on the prescaler power.	
28	RONF	0	Connect a register between pins 27 and 28 and ground a capacitor at pin 27. Then, set operation timing between the prescaler and this IC with a constant.	

등
Ē
Use
5
<u>₹</u>
45
619
유

	Laten	Laich I (Standard divider: IR -	→ mu)		Late	Latch I (Variable divider: fv \rightarrow fv 0)	(O) 1≤(O)
Bit Name -	Latch	Latch input data	D constraint	;	ت	Latch input data	ł
TAMING	0	"I"	Nemarks	Name	0	.1.	Remarks
2N/+2	Output $fr = fR + 2N$	Output fr = fr + 2		ESB			
D2 LSB	$N\alpha = 2 \times N$		When $2N/ + 2 = "1"$		Total dividing frequency Ntv	quency Nrv	
2 2	N is specified as a binary number.	nary number.	and $REXT = "1,"$		is specified as a binary	nary	
1			Dl to Dl1 are		number when the latch is	latch is	
3 2	When $2N/ + 2 = "0,"$		disregarded.		combined with the prescaler	prescaler	
1 2 2	NR can be specified as binary number.	as binary number.			128/129.		
1 2			When $2N/ + 2 = "1"$	19	(Ntv max = $2^{17} - 1$)		
			and $fEXT = "0,"$	JaC			
טום			f = f + 2N is	I gi			
D11 MSB			provided to PD.	nibi v			
D12 fx Buffer OUT	Output fix to outside	Not output fix to outside	fæ: Output buffer	Dia.			
D13							
D14 for	0	Prohibited					
D15 testing							
D16 for POLARITY	Falling clock	Rising clock	In combination with prescaler	MSB			
D17 fv	Not output fy to	Output fy to	fv0 outputting	(Reserve)			
JTPUT	outside	outside	•	•			
KTERNAL	Internal fv	External fv	fv PD input selection	BAND1			fv OUTPUT = "0"
UTPUT	Not output fr to outside	Output fr to outside	fr 0 outputting	BAND 2	VCO ban	VCO band switch data	fv EXTERNAL = "0"
D20 fr	J-11 6.		fr PD input	SWITCH	Switch is "ON"	Switch is "OFF"	
TERNAL	internal if	схіства п	selection	POLA	when timer is on.	when timer is on.	Analog switch
D21 PD POLARITY	φr≥φv: "H"	φr > φν: "L"	PD polarity (UP/DN) selection	LSB	"0": T = 16 t	"2": T = 64 T	3, 6
D22 LOCK	Level output	Puise output	"H" outputs during	Tim MSB	"1": $T = 32\tau$	"3": $T = 128 \tau$	11/T = 1
DETECT	•		synchronizing.				
DZ3 LATCH SELECT	1	0	Latch I selection	LATCH SELECT	0	1	Latch II selection

Electrical Characteristics (Ta = 25°C, VDD = 5.0 V, VSS = 0 V)

Item	Symbol	Test Conditions	Min	Тур	Max	Unit	Applicable pins	Notes
Supply voltage	V_{DD}		4.75	5.00	5.25	V	24	
Input voltage (1)	VIHI		$0.7 \times V_{DD}$			ν	3, 15, 17, 18,	
Input voltage (2)	VIL1		_		$0.3 \times V_{DD}$	V	19, 20, 23	
Output voltage (1)	Vон	-Iон = $0.4 mA$	V _{DD} - 0.4			V	1, 7, 9, 10, 12,	
Output voltage (2)	Vol	IoL = 0.4 mA			0.4	V	13, 14, 16, 21,	
							22, 26, 28	
Input leakage current (1)	Inh (1)	$V_{IN} = 5.0 \text{ V}$			1	μΑ	4, 5, 12	
Input leakage current (2)	IIL (2)	$V_{IN} = 0 V$	-1			μA	4, 5, 12, 15, 17,	
							18, 19, 20, 27	
Operating current	Icc	$V_{DD} = 5.0 \text{ V}$		7.5	12.0	μA	30	*1
Three-state leakage current (1)) Izh	$V_7 = 5.0 \text{ V}$		_	1	μA	7	
Three-state leakage current (2)) Izl	V7 = 0 V	-1			μA	7	
Switch-on voltage	I40N		_		1	V	4	*2
Switch-off voltage	I40FF		4.2	4.5	_	V	4	*2
Input voltage (3)	V _{IH2}		4.1		-	v	12	
Input voltage (4)	VIL2			_	0.8	V	12	

Notes: *1. Value when CH1 is locked (Rx = 915.03 MHz)

*2. Test with the measurement circuit in figure 1.




Figure 1

D' M		Signal Names		
Pin No.	Clock Power Source	Input	Output	
1			MOD	
2		(N.C)		
3		FV		
4			SW1	
5			SW2	
6	"	(N.C)		
7			PD	
8		(N.C)		
9			UP	
10			DOWN	
11	Vss			
12		Fvi	BAND2	
13			Fvo	
14			Fro	
15		Fri		
16			LD	
17	Clock	CLOCK		
18		DATA		
19		STROBE		
20		OFF/ON		
21			BF OUT2	
22			BF OUT1	
23		FR		
24	V_{DD}			
25		(N.C)		
26			P OFF/ON	
27		R/C		
28			R	

Notes on denotation: Terminals are denoted by tij, and non-used terminals are denoted by NC.

System Block Diagram

