

To all our customers

Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.)

Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note : Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.

Renesas Technology Corp.
Customer Support Dept.
April 1, 2003

MITSUBISHI 16-BIT SINGLE-CHIP MICROCOMPUTER
7700 FAMILY / 7900 SERIES



<http://www.infocom.maec.co.jp/indexe.htm>

Before using this material, please visit the above website to confirm that this is the most current document available.

Keep safety first in your circuit designs!

- Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.
- Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Mitsubishi Electric Corporation by various means, including the Mitsubishi Semiconductor home page (<http://www.mitsubishichips.com>).
- When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.

REVISION HISTORY	7906 GROUP USER'S MANUAL
------------------	--------------------------

Rev.	Date	Description	
		Page	Summary
1.0	07/04/01	—	First Edition
1.1	08/03/01	—	A blank page is inserted before CHAPTER 1.
2.0	12/03/01	1-5 2-8 3-3 5-6 6-18 7-15 7-16 7-26 8-6 8-7 8-10 8-16 9-4 9-5 9-6 9-13 10-3 10-14 10-16 10-17 11-17 11-18 11-19 11-35 12-2 12-5 12-7 12-11 12-19 12-20 12-22 12-23 12-25 12-26 12-28 12-29 13-3 17-6 17-10 17-11 19-20 20-28 20-35 20-110 20-113 20-116 20-119 —	Table 1.3.1 Line 3 Figure 3.1.2 Line 6 Line 8 Line 10 Line 5 Line 7 Line 2 Figure 8.2.6 Figure 8.3.2 Figure 8.4.3 Figure 9.2.2 Table 9.2.2 Line 2 Line 18 Figure 10.1.1 Figure 10.2.12 Figure 10.2.15 Table 10.3.1 and Line 6 Lines 9 and 13 Figure 11.2.14 Note 1 in Figure 11.2.1 Line 26 Table 12.1.1 Note 5 in Figure 12.2.2 Line 30 Figure 12.2.8 Figure 12.7.1 Figure 12.7.2 Figure 12.8.1 Figure 12.8.2 Figure 12.9.1 Figure 12.9.2 Figure 12.10.1 Figure 12.10.2 Line 13 Figure 17.3.1 Figure 17.4.1 Figure 17.4.2 Table 19.3.1 Timer Bi mode register (i = 0 to 2) (Addresses 5B ₁₆ to 5D ₁₆) Note 1 in D-A control register (Address 93 ₁₆) DC ELECTRICAL CHARACTERISTICS Timer A input : Test conditions External clock input ICC–f(XIN) standard characteristics A blank page is inserted after the end of Appendix 11.

Preface

This manual describes the hardware of the Mitsubishi CMOS 16-bit microcomputers 7906 Group. After reading this manual, the user will be able to understand the functions, so that they can utilize their capabilities fully.

For details of software, refer to the “7900 Series Software Manual.”

For details of development support tools, refer to the “Mitsubishi Microcomputer Development Support Tools” Homepage (http://www.tool-spt.maec.co.jp/index_e.htm).

BEFORE USING THIS MANUAL

1. Constitution

This user's manual consists of the following chapters. Refer to the chapters relevant to the products and processor mode.

In this manual, "M37906" means all of or one of the 7906 Group products, unless otherwise noted. Each chapter, except for Chapter 19, describes functions of the 7906 Group product at MD0 and MD1 = Vss level.

- **Chapter 1. DESCRIPTION to Chapter 17. DEBUG FUNCTION**

Functions which are common to all products is described.

- **Chapter 18. APPLICATIONS**

Example of application are described.

- **Chapter 19. FLASH MEMORY VERSION**

Characteristics information for the flash memory version is described.

- **Appendix**

Practical information for using the 7906 Group is described.

2. Remark

- **Product expansion**

Refer to the latest datasheets or catalogs.

- **Electrical characteristics**

Refer to the latest datasheets.

- **Software**

Refer to the "7900 Series Software Manual."

- **Development support tools**

Refer to the latest datasheets or catalogs.

Please Visit Our Web Site.

- Mitsubishi MCU Technical Information (<http://www.infocom.maec.co.jp/indexe.htm>)
- Mitsubishi Microcomputer Development Support Tools (http://www.tool-spt.maec.co.jp/index_e.htm)

3. Signal levels in Figure

As a rule, signal levels in each operation example and timing diagram are as follows.

- **Signal levels**

The upper line indicates "1," and the lower line indicates "0."


- **Input/Output levels of pin**

The upper line indicates "H," and the lower line indicates "L."

For the exception, the level is shown on the left side of a signal.

4. Register structure

The view of the register structure is described below:



*1

Blank : Set to "0" or "1" according to the usage.
 0 : Set to "0" at writing.
 1 : Set to "1" at writing.
 X : Invalid depending on the mode or state. It may be "0" or "1."
 [Gray Box] : Nothing is assigned.

*2

0 : "0" immediately after reset.
 1 : "1" immediately after reset.
 Undefined : Undefined immediately after reset.

*3

RW : It is possible to read the bit state at reading. The written value becomes valid.
 RO : It is possible to read the bit state at reading. The written value becomes invalid. Accordingly, the written value may be "0" or "1."
 WO : The written value becomes valid. It is impossible to read the bit state. The value is undefined at reading. However, when ["0" at reading] is indicated in the "Function" or "Note" column, the bit is always "0" at reading. (See *5 above.)
 — : It is impossible to read the bit state. The value is undefined at reading. However, when ["0" at reading] is indicated in the "Function" or "Note" column, the bit is always "0" at reading. (See *6 above.)
 The written value becomes invalid. Accordingly, the written value may be "0" or "1."

*4

Invalid for that function or mode.

Table of contents

CHAPTER 1. DESCRIPTION

1.1 Performance overview	1-2
1.2 Pin configuration	1-3
1.3 Pin description	1-5
1.4 Block diagram	1-6

CHAPTER 2. CENTRAL PROCESSING UNIT (CPU)

2.1 Central processing unit (CPU)	2-2
2.1.1 Accumulator (Acc)	2-3
2.1.2 Index register X (X)	2-3
2.1.3 Index register Y (Y)	2-3
2.1.4 Stack pointer (S)	2-4
2.1.5 Program counter (PC)	2-5
2.1.6 Program bank register (PG)	2-5
2.1.7 Data bank register (DT)	2-5
2.1.8 Direct page register 0 to 3 (DPR0 to DPR3)	2-6
2.1.9 Processor status register (PS)	2-8
2.2 Bus interface unit (BIU)	2-10
2.2.1 Instruction prefetch	2-11
2.2.2 Data Transfer (read and write)	2-12
2.3 Access space	2-14
2.4 Memory assignment	2-15
2.4.1 Memory assignment in internal area	2-15
2.5 Processor modes	2-19
2.5.1 Single-chip mode	2-19
2.5.2 Setting of processor mode	2-20
[Precautions for setting of processor mode]	2-21

CHAPTER 3. RESET

3.1 Reset operation	3-2
3.1.1 Hardware reset	3-2
3.1.2 Software reset	3-3
3.1.3 Power-on reset	3-4
3.2 Pin state	3-5
3.3 State of internal area	3-6
3.4 Internal processing sequence after reset	3-15

CHAPTER 4. CLOCK GENERATING CIRCUIT

4.1 Oscillation circuit examples	4-2
4.1.1 Connection example with resonator/oscillator	4-2
4.1.2 Externally generated clock input example	4-2
4.1.3 Connection example of filter circuit	4-3

Table of contents

4.2 Clocks	4-4
4.2.1 Clocks generated in clock generating circuit	4-5
4.2.2 Clock control register 0	4-6
4.2.3 Particular function select register 0	4-9
[Precautions for clock generating circuit]	4-11

CHAPTER 5. INPUT/OUTPUT PINS

5.1 Overview	5-2
5.2 Programmable I/O ports	5-2
5.2.1 Direction register	5-3
5.2.2 Port register	5-4
5.2.3 Pin $\overline{P6OUT_{CUT}/INT_4}$ (Port-P6-output-cutoff signal input pin)	5-6
5.3 Examples of handling unused pins	5-7

CHAPTER 6. INTERRUPTS

6.1 Overview	6-2
6.2 Interrupt sources	6-3
6.3 Interrupt control	6-5
6.3.1 Interrupt disable flag (I)	6-7
6.3.2 Interrupt request bit	6-7
6.3.3 Interrupt priority level select bits and Processor interrupt priority level (IPL)	6-7
6.4 Interrupt priority level	6-9
6.5 Interrupt priority level detection circuit	6-10
6.6 Interrupt priority level detection time	6-12
6.7 Sequence from acceptance of interrupt request until execution of interrupt routine ...	6-13
6.7.1 Change in IPL at acceptance of interrupt request	6-14
6.7.2 Push operation for registers	6-15
6.8 Return from interrupt routine	6-16
6.9 Multiple interrupts	6-16
6.10 External interrupts	6-18
6.10.1 $\overline{INT_i}$ interrupt	6-18
6.10.2 Functions of $\overline{INT_i}$ interrupt request bit	6-21
6.10.3 Switching of $\overline{INT_i}$ to interrupt request occurrence factor	6-22
[Precautions for interrupts]	6-23

CHAPTER 7. TIMER A

7.1 Overview	7-2
7.2 Block description	7-4
7.2.1 Counter and Reload register (timer Ai register)	7-5
7.2.2 Timer A clock division select register	7-6
7.2.3 Count start register	7-7
7.2.4 Timer Ai mode register	7-8
7.2.5 Timer Ai interrupt control register	7-9
7.2.6 Port P2 and port P6 direction registers	7-10
7.3 Timer mode	7-11
7.3.1 Setting for timer mode	7-13
7.3.2 Operation in timer mode	7-14
7.3.3 Select function	7-15

[Precautions for timer mode]	7-17
7.4 Event counter mode	7-18
7.4.1 Setting for event counter mode	7-21
7.4.2 Operation in event counter mode	7-23
7.4.3 Switching between countup and countdown	7-24
7.4.4 Selectable functions	7-26
[Precautions for event counter mode]	7-28
7.5 One-shot pulse mode	7-29
7.5.1 Setting for one-shot pulse mode	7-31
7.5.2 Trigger	7-33
7.5.3 Operation in one-shot pulse mode	7-35
[Precautions for one-shot pulse mode]	7-37
7.6 Pulse width modulation (PWM) mode	7-38
7.6.1 Setting for PWM mode	7-40
7.6.2 Trigger	7-42
7.6.3 Operation in PWM mode	7-43
[Precautions for pulse width modulation (PWM) mode]	7-47

CHAPTER 8. TIMER B

8.1 Overview	8-2
8.2 Block description	8-2
8.2.1 Counter and Reload register (timer Bi register)	8-3
8.2.2 Count start register	8-4
8.2.3 Timer Bi mode register	8-4
8.2.4 Timer Bi interrupt control register	8-5
8.2.5 Port P2 direction register, Port P5 direction register	8-6
8.2.6 Count source (in timer mode and pulse period/pulse width measurement mode)	8-7
8.3 Timer mode	8-8
8.3.1 Setting for timer mode	8-10
8.3.2 Operation in timer mode	8-11
[Precautions for timer mode]	8-12
8.4 Event counter mode	8-13
8.4.1 Count source	8-15
8.4.2 Setting for event counter mode	8-16
8.4.3 Operation in event counter mode	8-17
[Precautions for event counter mode]	8-18
8.5 Pulse period/Pulse width measurement mode	8-19
8.5.1 Setting for pulse period/pulse width measurement mode	8-22
8.5.2 Operation in pulse period/pulse width measurement mode	8-23
[Precautions for pulse period/pulse width measurement mode]	8-29

CHAPTER 9. PULSE OUTPUT PORT MODE

9.1 Overview	9-2
9.2 Block description	9-3
9.2.1 Waveform output mode register	9-4
9.2.2 Three-phase output data registers 0, 1	9-6
9.2.3 Port P2 direction register, Port P7 direction register	9-9
9.2.4. Timers A0 to A4	9-11
9.2.5. Pin P6OUT _{CUT} (pulse-output-cutoff signal input pin)	9-13

Table of contents

9.3 Setting of pulse output port mode	9-14
9.4 Pulse output port mode operation	9-19
9.4.1 Pulse output trigger	9-19
9.4.2 Operation at internal trigger	9-20
9.4.3 Operation at external trigger	9-23
[Precautions for pulse output mode]	9-24

CHAPTER 10. THERR-PHASE WAVEFORM MODE

10.1 Overview	10-2
10.2 Block description	10-4
10.2.1 Waveform output mode register	10-5
10.2.2 Dead-time timer register	10-7
10.2.3 Three-phase output data register 0	10-9
10.2.4 Three-phase output data register 1	10-10
10.2.5 Position-data-retain function control register	10-12
10.2.6 Port P5 direction register	10-13
10.2.7 Timers A0 through A2	10-13
10.2.8 Timer A3	10-14
10.2.9 Output polarity set toggle flip-flop	10-15
10.2.10 Three-phase waveform mode I/O pins	10-16
10.2.11 Pin $\overline{\text{P6OUT}}_{\text{CUT}}$ (three-phase waveform-output-forcibly-cutoff signal input pin) ..	10-16
10.3 Three-phase mode 0	10-17
10.3.1 Setting for three-phase mode 0	10-17
10.3.2 Operation in three-phase wave mode 0	10-21
10.4 Three-phase mode 1	10-26
10.4.1 Setting for three-phase mode 1	10-26
10.4.2 Operation in three-phase wave mode 1	10-30
10.5 Three-phase waveform output fixation	10-33
10.6 Position-data-retain function	10-35
10.6.1 Operation of position-data-retain function	10-35
[Precautions for three-phase waveform mode]	10-36

CHAPTER 11. SERIAL I/O

11.1 Overview	11-2
11.2 Block description	11-3
11.2.1 UARTi transmit/receive mode register	11-4
11.2.2 UARTi transmit/receive control register 0	11-6
11.2.3 UARTi transmit/receive control register 1	11-8
11.2.4 UARTi transmit register and UARTi transmit buffer register	11-10
11.2.5 UARTi receive register and UARTi receive buffer register	11-12
11.2.6 UARTi baud rate register (BRGi)	11-14
11.2.7 UARTi transmit interrupt control and UARTi receive interrupt control registers .	11-15
11.2.8 Serial I/O pin control register	11-17
11.2.9 Port P8 direction register	11-18
11.2.10 CTS/RTS function	11-19
11.3 Clock synchronous serial I/O mode	11-20
11.3.1 Transfer clock (Synchronizing clock)	11-20
11.3.2 Transfer data format	11-22
11.3.3 Method of transmission	11-23

11.3.4 Transmit operation	11-26
11.3.5 Method of reception	11-28
11.3.6 Receive operation	11-31
11.3.7 Processing on detecting overrun error.....	11-34
[Precautions for clock synchronous serial I/O mode]	11-35
11.4 Clock asynchronous serial I/O (UART) mode.....	11-36
11.4.1 Transfer rate (Frequency of transfer clock)	11-37
11.4.2 Transfer data format.....	11-39
11.4.3 Method of transmission	11-40
11.4.4 Transmit operation	11-44
11.4.5 Method of reception	11-47
11.4.6 Receive operation	11-50
11.4.7 Processing on detecting error	11-52
11.4.8 Sleep mode	11-53
[Precautions for clock asynchronous serial I/O (UART) mode].....	11-54

CHAPTER 12. A-D CONVERTER

12.1 Overview	12-2
12.2 Block description	12-4
12.2.1 A-D control registers 0, 1	12-5
12.2.2 A-D register i (i = 0 to 4)	12-8
12.2.3 Comparator function select register 0, comparator result register 0	12-9
12.2.4 A-D conversion interrupt control register	12-10
12.2.5 Port P7 direction register	12-11
12.3 A-D conversion method	12-12
12.4 Absolute accuracy and Differential non-linearity error	12-15
12.4.1 Absolute accuracy	12-15
12.4.2 Differential non-linearity error	12-16
12.5 Comparison voltage in 8-bit resolution mode	12-17
12.6 Comparator function	12-18
12.7 One-shot mode	12-19
12.7.1 Settings for one-shot mode	12-19
12.7.2 One-shot mode operation	12-21
12.8 Repeat mode	12-22
12.8.1 Settings for repeat mode	12-22
12.8.2 Repeat mode operation	12-24
12.9 Single sweep mode	12-25
12.9.1 Settings for single sweep mode	12-25
12.9.2 Single sweep mode operation	12-27
12.10 Repeat sweep mode 0	12-28
12.10.1 Settings for repeat sweep mode 0	12-28
12.10.2 Repeat sweep mode 0 operation	12-30
[Precautions for A-D converter]	12-31

CHAPTER 13. D-A CONVERTER

13.1 Overview	13-2
13.2 Block description	13-2
13.2.1 D-A control register	13-3
13.2.2 D-A Register i (i = 0, 1)	13-3

Table of contents

13.3 D-A conversion method	13-4
13.4 Setting method	13-5
13.5 Operation description	13-5
[Precautions for D-A converter]	13-6

CHAPTER 14. WATCHDOG TIMER

14.1 Block description	14-2
14.1.1 Watchdog timer	14-3
14.1.2 Watchdog timer frequency select register	14-3
14.1.3 Particular function select register 2	14-4
14.2 Operation description	14-5
14.2.1 Basic operation	14-5
14.2.2 Stop period	14-7
14.2.3 Operations in stop mode	14-7
[Precautions for watchdog timer]	14-8

CHAPTER 15. STOP AND WAIT MODES

15.1 Overview	15-2
15.2 Block description	15-3
15.2.1 Particular function select register 0	15-4
15.2.2 Particular function select register 1	15-6
15.2.3 Watchdog timer frequency select register	15-7
15.3 Stop mode	15-8
15.3.1 Terminate operation at interrupt request occurrence (when using watchdog timer) ...	15-8
15.3.2 Terminate operation at interrupt request occurrence (when not using watchdog timer)	15-9
15.3.3 Terminate operation at hardware reset	15-11
15.4 Wait mode	15-12
15.4.1 Terminate operation at interrupt request occurrence	15-12
15.4.2 Terminate operation at hardware reset	15-12

CHAPTER 16. POWER SAVING FUNCTIONS

16.1 Overview	16-2
16.1.1 Particular function select register 0	16-3
16.1.2 Particular function select register 1	16-5
16.2 Inactivity of system clock in wait mode	16-6
16.3 Stop of oscillation circuit	16-7
16.4 Pin V_{REF} disconnection	16-7

CHAPTER 17. DEBUG FUNCTION

17.1 Overview	17-2
17.2 Block description	17-2
17.2.1 Debug control register 0	17-3
17.2.2 Debug control register 1	17-4
17.2.3 Address compare registers 0 and 1	17-5
17.3 Address matching detection mode	17-6
17.3.1 Setting procedure for address matching detection mode	17-6
17.3.2 Operations in address matching detection mode	17-7

17.4 Out-of-address-area detection mode	17-10
17.4.1 Setting procedure for out-of-address-area detection mode	17-10
17.4.2 Operations in out-of-address-area detection mode	17-11
[Precautions for debug function]	17-12

CHAPTER 18. APPLICATIONS

18.1 Application examples	18-2
18.1.1 Application example of air-conditioner outdoor unit	18-2
18.1.2 Application example of refrigerator	18-3
18.1.3 Application example of washing machine	18-4

CHAPTER 19. FLASH MEMORY VERSION

19.1 Overview	19-2
19.1.1 Memory assignment	19-4
19.1.2 Single-chip mode	19-6
19.1.3 Boot mode	19-8
19.2 Flash memory CPU reprogramming mode	19-9
19.2.1 Flash memory control register	19-10
19.2.2 Status register	19-12
19.2.3 Setting and Terminate procedure for flash memory CPU reprogramming mode	19-13
19.2.4 Software commands	19-14
19.2.5 Full status check	19-16
19.2.6 Electrical characteristics	19-17
[Precautions for flash memory CPU reprogramming mode]	19-18
19.3 Flash memory serial I/O mode	19-19
19.3.1 Pin description	19-19
19.3.2 Example of handling control pins in flash memory serial I/O mode	19-23
[Precautions for flash memory serial I/O mode]	19-25
19.4 Flash memory parallel I/O mode	19-26
[Precautions for flash memory parallel I/O mode]	19-27

APPENDIX

Appendix 1. Memory assignment in SFR area	20-2
Appendix 2. Control registers	20-10
Appendix 3. Package outline	20-44
Appendix 4. Examples of handling unused pins	20-45
Appendix 5. Hexadecimal instruction code table	20-46
Appendix 6. Machine instructions	20-54
Appendix 7. Countermeasure against noise	20-96
Appendix 8. 7906 Group Q & A	20-102
Appendix 9. M37906M4C-XXXFP electrical characteristics	20-109
Appendix 10. M37906M4C-XXXFP Standard characteristics	20-117
Appendix 11. Memory assignment of 7906 Group	20-122

Blank Page

CHAPTER 1

DESCRIPTION

- 1.1 Performance overview
- 1.2 Pin configuration
- 1.3 Pin description
- 1.4 Block diagram

DESCRIPTION

1.1 Performance overview

1.1 Performance overview

Table 1.1.1 lists the performance overview of the M37906M4C-XXXFP/SP.

Table 1.1.1 M37906M4C-XXXFP/SP performance overview

Items		Performance
Number of basic instructions		203
Instruction execution time		50 ns (the minimum instruction at $f(f_{\text{sys}}) = 20 \text{ MHz}$)
External clock input frequency $f(X_{\text{IN}})$		20 MHz (maximum)
System clock frequency $f(f_{\text{sys}})$		20 MHz (maximum)
Memory sizes	ROM	32 Kbyte
	RAM	1024 bytes
Programmable Input/Output ports	P1, P2	8 bits X 2
	P5	3 bits X 1
	P6	6 bits X 1
	P7	5 bits X 1
Multifunctional timer	TA0–TA9	16 bits X 10
	TB0–TB2	16 bits X 3
Serial I/O	UART0, UART1	(UART or clock synchronous serial I/O) X 2
A-D converter		10-bit successive approximation method X 1 (5 channels)
D-A converter		8 bits X 2
Watchdog timer		12 bits X 1
Interrupt	Maskable	5 external, 18 internal (Any of priority levels 0 through 7 can be set for each interrupt, by software.)
	Non-maskable	3 internal
Clock generating circuit		Built-in (externally connected to a ceramic resonator or a quartz-crystal oscillator)
PLL frequency multiplier		Double, Triple, or Quadruple
Power source voltage		5 V \pm 0.5 V
Power dissipation		125 mW (at $f(f_{\text{sys}}) = 20 \text{ MHz}$)
Port Input/Output characteristics	Input/Output withstand voltage	5 V
	Output current	5 mA
Memory expansion		Not available. (Single-chip mode only)
Operating ambient temperature range		–20 °C to 85 °C
Device structure		CMOS high-performance silicon gate process
Package	M37906M4C-XXXFP	42-pin plastic molded SSOP (42P2R-E)
	M37906M4C-XXXSP	42-pin shrink plastic molded SDIP (42P4B)

1.2 Pin configuration

Figures 1.2.1 and 1.2.2 show the M37906M4C-XXXFP/SP pin configurations.




Fig. 1.2.1 M37906M4C-XXXFP pin configuration (outline 42P2R-E, top view)

DESCRIPTION

1.2 Pin configuration




Fig. 1.2.2 M37906M4C-XXXSP pin configuration (outline 42P4B, top view)

1.3 Pin description

Tables 1.3.1 lists the pin description.

Table 1.3.1 Pin description

Pin	Name	Input/Output	Function
V _{CC} , V _{SS}	Power source input	—	Apply 5 V \pm 0.5 V to pin V _{CC} and 0 V to pin V _{SS} .
MD0	MD0	Input	This pin switches the operating mode. This is only for the single-chip mode, so connect this pin to V _{SS} .
MD1	MD1		
RESET	Reset input	Input	The microcomputer is reset when “L” level is input to this pin.
X _{IN}	Clock input	Input	Pins X _{IN} and X _{OUT} are the input and output pins of the clock generating circuit, respectively. Connect these pins via a ceramic resonator or a quartz-crystal oscillator. When an external clock is input, this clock should be input to pin X _{IN} , and pin X _{OUT} should be left open.
X _{OUT}	Clock output	Output	
V _{CONT}	Filter circuit connection	—	To use the PLL frequency multiplier, be sure to connect this pin to the filter circuit.
AV _{CC}	Analog power source input	—	The power source input pin for the A-D converter. Connect this pin to V _{CC} .
AV _{SS}			The power source input pin for the A-D and D-A converters. Connect this pin to V _{SS} .
V _{REF}	Reference voltage input	Input	This is the reference voltage input pin for the A-D and D-A converters.
P1 ₀ –P1 ₇	I/O port P1	I/O	P0 is an 8-bit CMOS I/O port and has an I/O direction register. Each pin can function as an input or output port pin. By software, these pins can function as I/O pins for serial I/O.
P2 ₀ –P2 ₇	I/O port P2	I/O	P2 is an 8-bit I/O port with the same function as port P1. By software, these pins can function as I/O pins for timers A4 and A9. Also, these pins can function as input pins for timers B0 to B2, input pins for the external interrupts, or trigger input pins in the pulse output port mode.
P5 ₅ –P5 ₇	I/O port P5	I/O	P5 is a 3-bit I/O port with the same function as port P1. By software, these pins can function as input pins for timers B0 to B2, input pins for external interrupts, or position data input pins in the three-phase waveform mode.
P6 ₀ –P6 ₅	I/O port P6	I/O	P6 is a 6-bit I/O port with the same function as port P1. By software, these pins can function as I/O pins for timers A0 to A2, or as motor drive waveform output pins.
P7 ₀ –P7 ₄	I/O port P7	I/O	P7 is a 5-bit I/O port with the same function as port P1. By software, these pins can function as input pins for the A-D converter, output pins for the D-A converter, input pins for the external interrupts, or trigger input pins in the pulse output port mode.
P6OUT _{CUT}	P6OUT _{CUT} input	Input	This pin has the function to forcibly place port P6 pins in the input mode (port-output-cutoff function). Also, this pin functions as an input pin for INT ₄ , and as an input pin for the port-output-cutoff function in the motor drive waveform output mode.

DESCRIPTION

1.4 Block diagram

1.4 Block diagram

Figure 1.4.1 shows the M37906 block diagram.





Fig. 1.4.1 M37906 block diagram



CHAPTER 2

CENTRAL PROCESSING UNIT (CPU)

2.1 Central processing unit (CPU)

2.2 Bus interface unit (BIU)

2.3 Access space

2.4 Memory assignment

2.5 Processor modes

[Precautions for setting of processor mode]

CENTRAL PROCESSING UNIT (CPU)

2.1 Central processing unit (CPU)

2.1 Central processing unit (CPU)

The CPU (Central Processing Unit) has 13 registers shown in Figure 2.1.1.




Fig. 2.1.1 CPU registers

CENTRAL PROCESSING UNIT (CPU)

2.1 Central processing unit (CPU)

2.1.1 Accumulator (Acc)

Accumulators A and B are available. Also, accumulators A and B can be connected in series in order to be used as a 32-bit accumulator (accumulator E).

(1) Accumulator A (A)

Accumulator A is the main register of the microcomputer. The transaction of data such as calculation, data transfer, and input/output are performed mainly through accumulator A. It consists of 16 bits, and the low-order 8 bits can also be used separately. The data length flag (m) determines whether the register is used as a 16-bit register or as an 8-bit register. Flag m is a part of the processor status register, which is described later. When an 8-bit register is selected, only the low-order 8 bits of accumulator A are used, and the contents of the high-order 8 bits is unchanged.

(2) Accumulator B (B)

Accumulator B is a 16-bit register with the same function as accumulator A. Accumulator B can be used instead of accumulator A. The use of accumulator B, however except for some instructions, requires more instruction bytes and execution cycles than those of accumulator A. Accumulator B is also affected by flag m just as in accumulator A.

(3) Accumulator E (E)

This 32-bit accumulator consists of accumulator A located in the low-order 16 bits and accumulator B located in the high-order 16 bits. This accumulator is used by an instruction that handles 32-bit data. It is not affected by flag m.

2.1.2 Index register X (X)

Index register X consists of 16 bits and the low-order 8 bits can also be used separately. The index register length flag (x) determines whether the register is used as a 16-bit register or as an 8-bit register. Flag x is a part of the processor status register, which is described later. When an 8-bit register is selected, only the low-order 8 bits of index register X are used, and the contents of the high-order 8 bits are not unchanged.

In an addressing mode in which index register X is used as an index register, the address obtained by adding the contents of this register to the operand's contents is accessed.

Also, each of the **MVP**, **MVN** and **RMPA** instructions uses index register X.

✱ Refer to “**7900 Series Software Manual**” for addressing modes and instructions.

2.1.3 Index register Y (Y)

Index register Y is a 16-bit register with the same function as index register X. Just as in index register X, this register is affected by flag X.

CENTRAL PROCESSING UNIT (CPU)

2.1 Central processing unit (CPU)

2.1.4 Stack pointer (S)

The stack pointer (S) is a 16-bit register. It is used for a subroutine call or an interrupt. It is also used when addressing modes using the stack are executed. The contents of S indicate an address (stack area) for storing registers during subroutine calls and interrupts. Bank 016 is specified for the stack area. (Refer to section “2.3 Access space.”)

When an interrupt request is accepted, the microcomputer stores the contents of the program bank register (PG) at the address indicated by the contents of S and decrements the contents of S by 1. Then the contents of the program counter (PC) and the processor status register (PS) are stored. The contents of S after accepting an interrupt request is equal to the contents of S decremented by 5 before accepting of the interrupt request. (See Figure 2.1.2.)

When completing the process in the interrupt routine and returning to the original routine, the contents of registers stored in the stack area are restored into the original registers in the reverse sequence (PS→PC→PG) by executing the **RTI** instruction. The contents of S is returned to the state before accepting an interrupt request.

The same operation is performed during a subroutine call, however, the contents of PS is not automatically stored. (The contents of PG may not be stored. This depends on the addressing mode.)

During interrupts or subroutine calls, the other registers are not automatically stored. Therefore, if the contents of these registers need to be held on, be sure to store them by software.

Additionally, the S's contents become “0FFF₁₆” at reset. The stack area changes when subroutines are nested or when multiple interrupt requests are accepted. Therefore, make sure of the subroutine's nesting depth not to destroy the necessary data.




Fig. 2.1.2 Contents of stack area after accepting interrupt request

✱ Refer to “7900 Series Software Manual” for addressing modes and instructions.

CENTRAL PROCESSING UNIT (CPU)

2.1 Central processing unit (CPU)

2.1.5 Program counter (PC)

The program counter is a 16-bit counter that indicates the low-order 16 bits of the address (24 bits) at which an instruction to be executed next (in other words, an instruction to be read out from an instruction queue buffer next) is stored. The contents of the high-order program counter (PC_H) become “FF₁₆,” and the low-order program counter (PC_L) becomes “FE₁₆” at reset. The contents of the program counter becomes the contents of the reset’s vector address (addresses FFFE₁₆, FFFF₁₆) just after reset.

Figure 2.1.3 shows the program counter and the program bank register.




Fig. 2.1.3 Program counter and Program bank register

2.1.6 Program bank register (PG)

The memory space is divided into units of 64 Kbytes. This unit is called “bank.” (Refer to section “2.3 Access space.”)

The program bank register is an 8-bit register that indicates the high-order 8 bits of the address (24 bits) at which an instruction to be executed next (in other words, an instruction to be read out from an instruction queue buffer next) is stored. These 8 bits indicate a bank.

When a carry occurs after adding the contents of the program counter or adding the offset value to the contents of the program counter in the branch instruction and others, the contents of the program bank register is automatically incremented by 1. When a borrow occurs after subtracting the contents of the program counter, the contents of the program bank register is automatically decremented by 1. Therefore, there is no need to consider bank boundaries during programming, usually.

This register is cleared to “00₁₆” at reset.

2.1.7 Data bank register (DT)

The data bank register is an 8-bit register. In the following addressing modes using the data bank register, the contents of this register is used as the high-order 8 bits (bank) of a 24-bit address to be accessed.

Use the **LDT** instruction when setting a value to this register.

This register is cleared to “00₁₆” at reset.

● Addressing modes using data bank register

- Direct indirect
- Direct indexed X indirect
- Direct indirect indexed Y
- Absolute
- Absolute indexed X
- Absolute indexed Y
- Absolute bit relative
- Stack pointer relative indirect indexed Y
- Multiplied accumulation

✱ Refer to “7900 Series Software Manual” for addressing modes.

CENTRAL PROCESSING UNIT (CPU)

2.1 Central processing unit (CPU)

2.1.8 Direct page register 0 to 3 (DPR0 to DPR3)

Each of direct page registers 0 to 3 (hereafter called the “DPRi”) is a 16-bit register. The contents of this register specify the direct page area in bank 0₁₆ or in the space across banks 0₁₆ and 1₁₆. The following addressing modes use DPRi.

The contents of the DPRi indicate the base address (the lowest address) of the direct page area. The direct page area is specified in the space above this address.


After reset, whether to use DPR0 only or DPR0 to DPR3 can be selected by the direct page register switch bit. (See Figure 2.1.5). This selection specifies the direct page area. Table 2.1.1 lists the selection of the direct page register. Figure 2.1.4 shows setting examples of the direct page area.

At reset, DPR0 = “0000₁₆,” and each of DPR1 to DPR3 becomes undefined.

- Addressing modes using direct page register
 - Direct
 - Direct indexed X
 - Direct indexed Y
 - Direct indirect
 - Direct indexed X indirect
 - Direct indirect indexed Y
 - Direct indirect long
 - Direct indirect long indexed Y
 - Direct bit relative

Table 2.1.1 Selection of direct page register		
	Direct page register switch bit	
	0	1
Usable DPRi	DPR0	DPR0 to DPR3
Direct page area	256 bytes	64 bytes at each DPRi

✱ Refer to “7900 Series Software Manual” for addressing modes and instructions.



CENTRAL PROCESSING UNIT (CPU)

2.1 Central processing unit (CPU)

Processor mode register 1 (Address 5F₁₆)

b7	b6	b5	b4	b3	b2	b1	b0
	0	0	0	0	0		X

Bit	Bit name	Function	At reset	R/W
0	This bit may be either "0" or "1."		1	RW
1	Direct page register switch bit	0 : Only DPR0 is used. 1 : DPR0 through DPR3 are used.	0	RW (Note 1)
6 to 2	Fix these bits to "00000."		0	RW
7	Internal ROM bus cycle select bit (Note 2)	0 : 3 ϕ 1 : 2 ϕ	0	RW

X : It may be either "0" or "1."

Notes 1: After reset, this bit is allowed to be changed only once. (During the software execution, be sure not to change this bit's content.)

2: To reprogram the internal flash memory by using the CPU reprogramming mode, clear this bit to "0." (Refer to section "19.2 Flash memory CPU reprogramming mode.")

Fig. 2.1.5 Structure of processor mode register 1

CENTRAL PROCESSING UNIT (CPU)

2.1 Central processing unit (CPU)

2.1.9 Processor status register (PS)

PS is an 11-bit register.

Figure 2.1.6 shows the structure of PS. Refer to “7900 Series Software Manual” for details about the change of each bit.




Fig. 2.1.6 Structure of PS

(1) Bit 0: Carry flag (C)

This flag retains a carry or a borrow generated in the arithmetic and logic unit (ALU) during an arithmetic operation. This flag is also affected by shift and rotate instructions.

Be sure to use the **SEC** or **SEP** instruction to set this flag to “1”; and be sure to use the **CLC** or **CLP** instruction to clear it to “0”.

The contents of this flag is undefined at reset.

(2) Bit 1: Zero flag (Z)

This flag is set to “1” when the result of an arithmetic operation or data transfer is “0,” and cleared to “0” when otherwise. This flag is invalid in the decimal arithmetic operation.

Be sure to use the **SEP** instruction to set this flag to “1”; and be sure to use the **CLP** instruction to clear it to “0.”

The contents of this flag is undefined at reset.

(3) Bit 2: Interrupt disable flag (I)

This flag disables all maskable interrupts except the following: the address matching detection, watchdog timer, and 0 division interrupts. Interrupts are disabled when this flag is “1.” When an interrupt request has been accepted, this flag is automatically set to “1,” and multiple interrupts become disabled. Be sure to use the **SEI** or **SEP** instruction to set this flag to “1”; and be sure to use the **CLI** or **CLP** instruction to clear this flag to “0.”

This flag is set to “1” at reset.

(4) Bit 3: Decimal mode flag (D)

This flag determines whether addition and subtraction are performed in binary or decimal. Binary arithmetic operation is performed when this flag is “0.” When it is “1,” decimal arithmetic operation is performed with each 8 bits treated as 2-digit decimal (at m = 1) or each 16 bits treated as 4-digit decimal (at m = 0). Decimal adjust is automatically performed. Decimal operation is possible only with the **ADC**, **ADCB**, **SBC** and **SBCB** instructions. Be sure to use the **SEP** instruction to set this flag to “1”; and be sure to use the **CLP** instruction to clear it to “0.”

This flag is cleared to “0” at reset.

(5) Bit 4: Index register length flag (x)

This flag determines whether each of index register X and index register Y is used as a 16-bit register or an 8-bit register. That register is used as a 16-bit register when this flag is “0,” and as an 8-bit register when it is “1” (**Note**). Be sure to use the **SEP** instruction to set this flag to “1”; and be sure to use the **CLP** instruction to clear it to “0.”

This flag is cleared to “0” at reset.

CENTRAL PROCESSING UNIT (CPU)

2.1 Central processing unit (CPU)

(6) Bit 5: Data length flag (m)

This flag determines whether to use data as a 16-bit unit or as an 8-bit unit. Each data is treated as a 16-bit unit when this flag is "0," and as an 8-bit unit when it is "1" (**Note**).

Be sure to use the **SEM** or **SEP** instruction to set this flag to "1," and be sure to use the **CLM** or **CLP** instruction to clear it to "0."

This flag is cleared to "0" at reset.

Note: When transferring data between registers which are different in bit length, this data is transferred with the length of the transfer destination register, except for the case where the **TXA**, **TYA**, **TXB**, **TYB**, and **TXS** instructions used. Refer to "7900 series software manual" for detail.

(7) Bit 6: Overflow flag (V)

This flag is used when addition or subtraction is performed with a word regarded as signed binary. The overflow flag is set to "1" when the result of addition or subtraction exceeds the range between -2147483648 and +2147483647 (when 32-bit length operation), the range between -32768 and +32767 (when 16-bit length operation), or the range between -128 and +127 (when 8-bit length operation).

The overflow flag is also set to "1" when the operation result of the **DIV** or **DIVS** instruction exceeds the length of the register which will store that result. This flag is invalid in the decimal mode. Be sure to use the **SEP** instruction to set this flag to "1," and be sure to use the **CLV** or **CLP** instruction to clear it to "0."

The contents of this flag is undefined at reset.

(8) Bit 7: Negative flag (N)

This flag is set to "1" when the result of arithmetic operation or data transfer is negative. (The most significant bit of the result is "1.") It is cleared to "0" in all other cases. This flag is invalid in the decimal mode. Be sure to use the **SEP** instruction to set this flag to "1," and be sure to use the **CLP** instruction to clear it to "0."

The contents of this flag is undefined at reset.

(9) Bits 10 to 8: Processor interrupt priority level (IPL)

These 3 bits can determine the processor interrupt priority level to one of levels 0 through 7. When the interrupt priority level of a requested interrupt, which has been set in the corresponding interrupt control register, is higher than IPL, that interrupt becomes enabled. When an interrupt request is accepted, IPL is stored in the stack area, and IPL is replaced by the interrupt priority level of the accepted interrupt request.

There are no instruction to directly set or clear the bits of IPL. IPL can be changed by storing the new IPL into the stack area and updating PS with the **PUL** or **PLP** instruction.

The contents of IPL is cleared to "000₂" at reset.

CENTRAL PROCESSING UNIT (CPU)

2.2 Bus interface unit (BIU)

2.2 Bus interface unit (BIU)

The bus interface unit (hereafter called “BIU”) performs the following two operations:

- Instruction prefetch
- Data transfer (read and write)

Figure 2.2.1 shows the bus and BIU.

BIU is structured with four kinds of registers shown in Figure 2.2.2. Table 2.2.1 lists the function of the BIU registers.




Fig. 2.2.1 Bus and BIU




Fig. 2.2.2 BIU registers' structure

Table 2.2.1 Functions of BIU registers

Name	Functions
Program address register	Indicates a storage address of the instruction to be fetched into an instruction queue buffer, next.
Instruction queue buffer	Temporarily stores an instruction which has been fetched.
Data address register	Indicates an address from which data will be read or to which data will be written, next.
Data buffer	Temporarily stores data which has been read from memory•I/O device by BIU or which will be written to memory•I/O device by the CPU.

In the M37906, the internal buses are used when the CPU accesses the internal area (the internal memory and SFR).

CENTRAL PROCESSING UNIT (CPU)

2.2 Bus interface unit (BIU)

2.2.1 Instruction prefetch

While the CPU does not use the internal buses, the BIU reads instructions from the memory and then stores them in the instruction queue buffer. The CPU reads instructions from the instruction queue buffer and executes them, so that the CPU can operate at high speed without access to the memory, which requires a long access time.

The instruction queue buffer can store instructions up to 10 bytes. The contents of the instruction queue buffer is initialized when a branch is made, and the BIU reads a new instruction from the branch destination address.

When instructions in the instruction queue buffer are insufficient for the CPU's needs, the BIU extends the low-level duration of ϕ_{CPU} (See Figure 4.2.1.) in order to keep the CPU waiting until the BIU fetches instructions of the required byte number or more.

Figure 2.2.3 shows operating waveform examples at instruction prefetch. Note that the operation of BIU's instruction prefetch also varies with the store addresses of instructions. Table 2.2.2 lists the store address of prefetched instructions.

When the instruction prefetch from internal memory, the instructions are fetched from 4-byte boundaries, 4 bytes at a time. (See Figure 2.2.3.)

Also, at branch, regardless of the low-order 2 bits' contents (AD_1 and AD_0) of the branch destination address, 4 bytes are fetched at time from the 4-byte boundaries. (See Figure 2.2.3.) In this case, out of the data (instructions) which will be output onto the internal code buses, 4 bytes at a time, the instructions assigned at the branch destination address and the following addresses will be fetched into the instruction queue buffer. Accordingly, as listed in Table 2.2.3, the number of bytes to be fetched into the instruction queue buffer varies according to the branch destination address.

Table 2.2.2 Store address of prefetched instruction

	Low-order 3 bits at store address		
	AD_2	AD_1	AD_0
Even-numbered address	X	X	0
4-byte boundaries	X	0	0
8-byte boundaries	0	0	0

X: It may be either "0" or "1."

Table 2.2.3 Number of bytes to be fetched into instruction queue buffer

Low-order 2 bits of branch destination address		Low-order 2 bits of address to be output onto address bus		Number of bytes to be fetched into instruction queue buffer
AD_1	AD_0	AD_1	AD_0	
0	0	0	0	4
0	1	0	0	3
1	0	0	0	2
1	1	0	0	1




Fig. 2.2.3 Operation waveform examples at instruction prefetch

CENTRAL PROCESSING UNIT (CPU)

2.2 Bus interface unit (BIU)

2.2.2 Data Transfer (read and write)

When the CPU reads or writes data from or to the internal area, it requests the BIU to read or write data. The BIU outputs control signals in order to control the internal address and data buses in response to the request from the CPU. The cycle where the following are performed is referred to “bus cycle”:

- The BIU controls buses.
- Data transfer is performed between the internal area and BIU.

Table 2.2.4 lists the bus cycles at access to the internal area. Figure 2.2.4 shows operating waveform examples at reading from or writing to the internal area.

(1) Reading data




The CPU informs the BIU’s data address register of the address where the data to be read is stored, so the CPU requests the data. In this case, the CPU waits until the requested data is ready in the BIU.

The BIU outputs the address informed by the CPU onto the internal address bus. Then, the CPU reads the contents of the informed address and takes them into the data buffer. The CPU continues processing using data in the data buffer.

(2) Writing data

The CPU informs the BIU’s data address register of the address to which the data will be written, so the CPU writes the data into the data buffer. The BIU outputs the address informed by the CPU onto the internal address bus. Then, the BIU writes the data in the data buffer into the informed address.

Table 2.2.4 Bus cycles at access to internal area

	Bus cycle = 3φ (Note) (Internal ROM bus cycle select bit = 0)	Bus cycle = 2φ (Note) (Internal ROM bus cycle select bit = 1)
ROM		
RAM		
SFR		

Internal ROM bus cycle select bit: Bit 7 at address 5F₁₆

Note: We usually recommend to select “bus cycle = 2 φ.” When reprogramming the internal flash memory in the CPU reprogramming mode, be sure to select bus cycle = 3φ. (Refer to section “19.2 Flash memory CPU reprogramming mode.”)

CENTRAL PROCESSING UNIT (CPU)

2.2 Bus interface unit (BIU)




Fig. 2.2.4 Operation waveform examples at reading from or writing to internal area

CENTRAL PROCESSING UNIT (CPU)

2.3 Access space

2.3 Access space

The access space of the M37906 is assigned to a 16-Mbyte space from addresses 0_{16} to $FFFFFF_{16}$. (See Figure 2.3.1.) Note that only the internal memory can be accessed because the M37906 operates only in the single-chip mode.

The memory and I/O devices are assigned in the same access space. Accordingly, it is possible to perform transfer and arithmetic operations using the same instructions, without discrimination of the memory from I/O devices.




Fig. 2.3.1 M37906's access space

2.4 Memory assignment

This section describes the memory assignment in the internal area.

2.4.1 Memory assignment in internal area

SFR (Special Function Register), internal RAM, and internal ROM are assigned to the internal area. Figure 2.4.1 shows the memory assignment in the internal area.

(1) SFR area

The registers used to set the internal peripheral devices are assigned to addresses 0_{16} to FF_{16} . This area is called SFR. Figures 2.4.2 and 2.4.3 show the SFR area's memory assignment.

For each register in the SFR area, refer to each functional description in this manual.

For the state of the SFR area immediately after reset, refer to section “3.3 State of internal area.”

(2) Internal RAM area

The internal RAM area is used as a stack area, as well as an area to store data. Accordingly, be sure to set the nesting depth of a subroutine and multiple interrupts' level not to destroy the necessary data.

When the internal RAM area is followed by an unused area, do not assign a program to the last 8 bytes of the internal RAM area. (Data is allowed to be assigned there. Also, when the internal RAM area is followed by the internal ROM area succeeding, a program is allowed to be assigned there.)

(3) Internal ROM area

Addresses $FFB4_{16}$ to $FFFF_{16}$ are the vector addresses for reset and interrupts. (This is called the interrupt vector table.)

Do not assign a program to the last 8 bytes of the internal ROM area. (Data is allowed to be assigned there.)

CENTRAL PROCESSING UNIT (CPU)

2.4 Memory assignment




Fig. 2.4.1 Memory assignment in internal area

CENTRAL PROCESSING UNIT (CPU)

2.4 Memory assignment

Address		Address		Address	
0 ₁₆	(Note 1)	40 ₁₆	Count start flag 0	80 ₁₆	(Note 2)
1 ₁₆	(Note 1)	41 ₁₆	Count start flag 1	81 ₁₆	(Note 2)
2 ₁₆	(Note 2)	42 ₁₆	One-shot start flag 0	82 ₁₆	(Note 2)
3 ₁₆	Port P1 register	43 ₁₆	One-shot start flag 1	83 ₁₆	(Note 2)
4 ₁₆	(Note 2)	44 ₁₆	Up-down flag 0	84 ₁₆	(Note 2)
5 ₁₆	Port P1 direction register	45 ₁₆	Timer A clock division select register	85 ₁₆	(Note 2)
6 ₁₆	Port P2 register	46 ₁₆	Timer A0 register	86 ₁₆	(Note 2)
7 ₁₆	(Note 2)	47 ₁₆	Timer A1 register	87 ₁₆	(Note 2)
8 ₁₆	Port P2 direction register	48 ₁₆	Timer A2 register	88 ₁₆	
9 ₁₆	(Note 2)	49 ₁₆	Timer A3 register	89 ₁₆	
A ₁₆	(Note 2)	4A ₁₆	Timer A4 register	8A ₁₆	(Note 2)
B ₁₆	Port P5 register	4B ₁₆	Timer B0 register	8B ₁₆	
C ₁₆	(Note 2)	4C ₁₆	Timer B1 register	8C ₁₆	(Note 2)
D ₁₆	Port P5 direction register	4D ₁₆	Timer B2 register	8D ₁₆	
E ₁₆	Port P6 register	4E ₁₆	Timer A0 mode register	8E ₁₆	(Note 2)
F ₁₆	Port P7 register	4F ₁₆	Timer A1 mode register	8F ₁₆	
10 ₁₆	Port P6 direction register	50 ₁₆	Timer A2 mode register	90 ₁₆	(Note 2)
11 ₁₆	Port P7 direction register	51 ₁₆	Timer A3 mode register	91 ₁₆	
12 ₁₆	(Note 2)	52 ₁₆	Timer A4 mode register	92 ₁₆	(Note 2)
13 ₁₆		53 ₁₆	Timer B0 mode register	93 ₁₆	
14 ₁₆	(Note 2)	54 ₁₆	Timer B1 mode register	94 ₁₆	
15 ₁₆		55 ₁₆	Timer B2 mode register	95 ₁₆	External interrupt input read register
16 ₁₆	(Note 2)	56 ₁₆	Processor mode register 0	96 ₁₆	D-A control register
17 ₁₆	(Note 2)	57 ₁₆	Processor mode register 1	97 ₁₆	
18 ₁₆	(Note 2)	58 ₁₆	Watchdog timer register	98 ₁₆	D-A register 0
19 ₁₆	(Note 2)	59 ₁₆	Watchdog timer frequency select register	99 ₁₆	D-A register 1
1A ₁₆		5A ₁₆	Particular function select register 0	9A ₁₆	
1B ₁₆		5B ₁₆	Particular function select register 1	9B ₁₆	
1C ₁₆		5C ₁₆	Particular function select register 2	9C ₁₆	(Note 2)
1D ₁₆		5D ₁₆	(Note 2)	9D ₁₆	(Note 2)
1E ₁₆	A-D control register 0	5E ₁₆	Debug control register 0	9E ₁₆	Flash memory control register (Note 4)
1F ₁₆	A-D control register 1	5F ₁₆	Debug control register 1	9F ₁₆	
20 ₁₆	A-D register 0	60 ₁₆	Address compare register 0 (Note 3)		
21 ₁₆		61 ₁₆	Address compare register 1 (Note 3)		
22 ₁₆	A-D register 1	62 ₁₆	INT ₃ interrupt control register		
23 ₁₆		63 ₁₆	INT ₄ interrupt control register		
24 ₁₆	A-D register 2	64 ₁₆	A-D conversion interrupt control register		
25 ₁₆		65 ₁₆	UART0 transmit interrupt control register		
26 ₁₆	A-D register 3	66 ₁₆	UART0 receive interrupt control register		
27 ₁₆		67 ₁₆	UART1 transmit interrupt control register		
28 ₁₆	A-D register 4	68 ₁₆	UART1 receive interrupt control register		
29 ₁₆		69 ₁₆	Timer A0 interrupt control register		
2A ₁₆	(Note 2)	6A ₁₆	Timer A1 interrupt control register		
2B ₁₆	(Note 2)	6B ₁₆	Timer A2 interrupt control register		
2C ₁₆	(Note 2)	6C ₁₆	Timer A3 interrupt control register		
2D ₁₆	(Note 2)	6D ₁₆	Timer A4 interrupt control register		
2E ₁₆	(Note 2)	6E ₁₆	Timer B0 interrupt control register		
2F ₁₆	(Note 2)	6F ₁₆	Timer B1 interrupt control register		
30 ₁₆	UART0 transmit/receive mode register	70 ₁₆	Timer B2 interrupt control register		
31 ₁₆	UART0 baud rate register (BRG0)	71 ₁₆	(Note 2)		
32 ₁₆	UART0 transmit buffer register	72 ₁₆	(Note 2)		
33 ₁₆		73 ₁₆	(Note 2)		
34 ₁₆	UART0 transmit/receive control register 0	74 ₁₆			
35 ₁₆	UART0 transmit/receive control register 1	75 ₁₆			
36 ₁₆	UART0 receive buffer register	76 ₁₆			
37 ₁₆		77 ₁₆			
38 ₁₆	UART1 transmit/receive mode register	78 ₁₆			
39 ₁₆	UART1 baud rate register (BRG1)	79 ₁₆			
3A ₁₆	UART1 transmit buffer register	7A ₁₆			
3B ₁₆		7B ₁₆			
3C ₁₆	UART1 transmit/receive control register 0	7C ₁₆			
3D ₁₆	UART1 transmit/receive control register 1	7D ₁₆			
3E ₁₆		7E ₁₆			
3F ₁₆	UART1 receive buffer register	7F ₁₆			

Notes 1: Do not read from and write to this register.

2: Do not write to this register.

3: When these registers are accessed, set the address compare register access enable bit (bit 2 at address 67₁₆) to "1."
(Refer to "CHAPTER 17. DEBUG FUNCTION.")

4: This register is assigned only to the flash memory version. (Refer to "CHAPTER 19. FLASH MEMORY VERSION.")
Nothing is assigned here in the mask ROM version.

Fig. 2.4.2 SFR area's memory map (1)

CENTRAL PROCESSING UNIT (CPU)

2.4 Memory assignment

Address		Address	
A0 ₁₆	(Note 5)	C0 ₁₆	
A1 ₁₆		C1 ₁₆	
A2 ₁₆	(Note 5)	C2 ₁₆	
A3 ₁₆		C3 ₁₆	
A4 ₁₆	(Note 5)	C4 ₁₆	Up-down flag 1
A5 ₁₆		C5 ₁₆	
A6 ₁₆	Waveform output mode register	C6 ₁₆	Timer A5 register
A7 ₁₆	Dead-time timer	C7 ₁₆	
A8 ₁₆	Three-phase output data register 0	C8 ₁₆	Timer A6 register
A9 ₁₆	Three-phase output data register 1	C9 ₁₆	
AA ₁₆	Position-data-retain function control register	CA ₁₆	Timer A7 register
AB ₁₆		CB ₁₆	
AC ₁₆	Serial I/O pin control register	CC ₁₆	Timer A8 register
AD ₁₆		CD ₁₆	
AE ₁₆	Port P2 pin function control register	CE ₁₆	Timer A9 register
AF ₁₆		CF ₁₆	
B0 ₁₆	(Note 5)	D0 ₁₆	Timer A0 ₁ register
B1 ₁₆	(Note 5)	D1 ₁₆	
B2 ₁₆	(Note 5)	D2 ₁₆	Timer A1 ₁ register
B3 ₁₆	(Note 5)	D3 ₁₆	
B4 ₁₆	(Note 5)	D4 ₁₆	Timer A2 ₁ register
B5 ₁₆	(Note 5)	D5 ₁₆	
B6 ₁₆	(Note 5)	D6 ₁₆	Timer A5 mode register
B7 ₁₆	(Note 5)	D7 ₁₆	Timer A6 mode register
B8 ₁₆	(Note 5)	D8 ₁₆	Timer A7 mode register
B9 ₁₆		D9 ₁₆	Timer A8 mode register
BA ₁₆	(Note 5)	DA ₁₆	Timer A9 mode register
BB ₁₆	(Note 5)	DB ₁₆	(Note 5)
BC ₁₆	Clock control register 0	DC ₁₆	Comparator function select register 0
BD ₁₆	(Note 5)	DD ₁₆	(Note 5)
BE ₁₆	(Note 5)	DE ₁₆	Comparator result register 0
BF ₁₆	(Note 5)	DF ₁₆	(Note 5)
		E0 ₁₆	(Note 5)
		E1 ₁₆	(Note 5)
		E2 ₁₆	(Note 5)
		E3 ₁₆	(Note 5)
		E4 ₁₆	(Note 5)
		E5 ₁₆	(Note 5)
		E6 ₁₆	(Note 5)
		E7 ₁₆	(Note 5)
		E8 ₁₆	(Note 5)
		E9 ₁₆	(Note 5)
		EA ₁₆	(Note 5)
		EB ₁₆	(Note 5)
		EC ₁₆	(Note 5)
		ED ₁₆	(Note 5)
		EE ₁₆	(Note 5)
		EF ₁₆	(Note 5)
		F0 ₁₆	
		F1 ₁₆	(Note 5)
		F2 ₁₆	(Note 5)
		F3 ₁₆	
		F4 ₁₆	
		F5 ₁₆	Timer A5 interrupt control register
		F6 ₁₆	Timer A6 interrupt control register
		F7 ₁₆	Timer A7 interrupt control register
		F8 ₁₆	Timer A8 interrupt control register
		F9 ₁₆	Timer A9 interrupt control register
		FA ₁₆	
		FB ₁₆	
		FC ₁₆	
		FD ₁₆	INT ₅ interrupt control register
		FE ₁₆	INT ₆ interrupt control register
		FF ₁₆	INT ₇ interrupt control register

Note 5: Do not write to this register.

Fig. 2.4.3 SFR area's memory map (2)

CENTRAL PROCESSING UNIT (CPU)

2.5 Processor modes

2.5 Processor modes

The M37906 operates only in the single-chip mode. Figure 2.5.1 shows the memory assignment of the M37906.




Fig. 2.5.1 Memory assignment of M37906

2.5.1 Single-chip mode

In this mode, ports P1, P2, P5 to P7 serve as programmable I/O ports. (When an internal peripheral device is used, the corresponding port pin serves as the device's I/O pin).

In this mode, only the internal area (SFR, internal RAM, and internal ROM) can be accessed.

CENTRAL PROCESSING UNIT (CPU)

[Precautions for setting of processor mode]

[Precautions for setting of processor mode]

The M37906 operates only in the single-chip mode. Therefore, for the M37906, do as follows:

- The MD0 and MD1 pins must be connected to Vss.
- The processor mode bits (bits 0 and 1 at address 5E₁₆) must be fixed to "00₂."

CENTRAL PROCESSING UNIT (CPU)

[Precautions for setting of processor mode]

MEMORANDUM

CHAPTER 3

RESET

- 3.1 Reset operation
- 3.2 Pin state
- 3.3 State of internal area
- 3.4 Internal processing sequence after reset

RESET

3.1 Reset operation

There are 3 ways to reset the microcomputer:

Hardware reset : Apply “L” level of voltage to pin $\overline{\text{RESET}}$ while the power source voltage (V_{cc}) meets the recommended operating conditions.

Software reset : Write “1” to the software reset bit (bit 6 at address $5E_{16}$) while the power source voltage (V_{cc}) meets the recommended operating conditions.

Power-on reset : After power-on, raise the voltage level at pin V_{cc} to the level, which meets the recommend operating conditions, with “L” level of voltage applied to pin $\overline{\text{RESET}}$.

3.1 Reset operation

Operations of hardware, software, and power-on reset are described below.

3.1.1 Hardware reset

Figure 3.1.1 shows an example of hardware reset timing.




Fig. 3.1.1 Example of hardware reset timing

The following explains how the microcomputer operates in the above periods, ① to ④.

- ① After applying “L” level of voltage to pin $\overline{\text{RESET}}$, the microcomputer initializes pins within a period of several ten cycles of f_{sys} . (Refer to section “3.2 Pin state.”)
- ② The microcomputer initializes the central processing unit (CPU) and SFR area in the following periods. (Refer to section “3.3 State of internal area.”)
 - While pin $\overline{\text{RESET}}$ is at “L” level.
 - In the period of 8 to 9 cycles of f_{sys} after pin $\overline{\text{RESET}}$ goes from “L” to “H.”
- ③ After ②, the microcomputer performs “Internal processing sequence after reset.” (Refer to section “3.4 Internal processing sequence after reset.”)
- ④ The microcomputer executes a program beginning with the address which has been set into the reset vector addresses (addresses FFE_{16} and FFF_{16}).

3.1.2 Software reset

The microcomputer initializes pins, CPU, and SFR area just as in the case of hardware reset (Refer to sections “3.2 Pin state” and “3.3 State of internal area”) by writing “1” to the software reset bit. (See Figure 3.1.2.)

After initialization is completed, the microcomputer performs “Internal processing sequence after reset.” (Refer to section “3.4 Internal processing sequence after reset.”) After that, it executes a program beginning with the address which has been set into the reset vector addresses (addresses FFFE₁₆ and FFFF₁₆).

Processor mode register 0 (Address 5E₁₆)

b7	b6	b5	b4	b3	b2	b1	b0
0				X	X	0	0

Bit	Bit name	Function	At reset	R/W
0	Processor mode bits	b1 b0 0 0 : Single-chip mode 0 1 : Do not select. 1 0 : Do not select. 1 1 : Do not select.	0	RW
1			0	RW
2	Any of these bits may be either "0" or "1."		0	RW
3			1	RW
4	Interrupt priority detection time select bits	b5 b4 0 0 : 7 cycles of f _{sys} 0 1 : 4 cycles of f _{sys} 1 0 : 2 cycles of f _{sys} 1 1 : Do not select.	0	RW
5			0	RW
6	Software reset bit	The microcomputer is reset by writing "1" to this bit. The value is "0" at reading.	0	WO
7	Fix this bit to "0."		0	RW

X: It may be either "0" or "1".

Fig. 3.1.2 Structure of processor mode register 0

RESET

3.1 Reset operation

3.1.3 Power-on reset

The following describes the operation of the microcomputer at power-on reset.

- ① After powered on, within the several ten cycles of f_{sys} after the voltage level at pin V_{CC} meets the recommended operating conditions with the voltage level at pin $\overline{\text{RESET}} = \text{"L"}$, the microcomputer initializes pins; refer to section “3.2 Pin state.”
- ② After the voltage level at pin $\overline{\text{RESET}}$ goes from “L” to “H,” the microcomputer initializes the CPU and SFR area within a period of 8 to 9 cycles of f_{sys} . (Contents of the internal RAM area become undefined; refer to section “3.3 State of internal area.”)
- ③ After ②, the microcomputer performs “Internal processing sequence after reset.”; refer to section “3.4 Internal processing sequence after reset.”
- ④ The microcomputer executes a program beginning with the address which has been set into the reset vector addresses (addresses FFFE_{16} and FFFF_{16}).

Figure 3.1.3 shows the power-on reset conditions. Figure 3.1.4 shows an example of a power-on reset circuit.

After the voltage level at pin V_{CC} meets the recommended operating conditions and the oscillator's operation is stabilized (see Figure 3.1.3.), apply “L” level of voltage to pin $\overline{\text{RESET}}$ for 10 μs or more. When an oscillator is used, the time required for stabilizing oscillation depends on the oscillator. For details, contact the oscillator manufacturer.




Fig. 3.1.3 Power-on reset conditions




Fig. 3.1.4 Example of power-on reset circuit

3.2 Pin state

Table 3.2.1 lists the microcomputer's pin state while the voltage level at pin $\overline{\text{RESET}}$ is "L."

Table 3.2.1 Pin state while voltage level at pin $\overline{\text{RESET}}$ is "L"

	Pin MD1's level	Pin MD0's level	Pin (Bus, Port) name	Pin state
MASK ROM version, Flash memory version (Note 1)	Vss	Vss	P1, P2, P5–P7	Floating.
Flash memory version (Note 1)	Vcc	Vss	P1, P2, P5–P7	Floating.
		Vcc	P1, P2, P5–P7	Floating (Note 2) .

Notes 1: Refer to "CHAPTER 19. FLASH MEMORY VERSION."

2: Pins P5₆, P5₇ and P6₀ to P6₅ output "H" or "L" level when "H" level of voltage is applied to pin V_{CONT} and "L" level to pins P7₀, P7₁.

RESET

3.3 State of internal area

3.3 State of internal area

Figure 3.3.1 shows the state of CPU registers immediately after reset. Figures 3.3.2 to 3.3.9 show the state of the SFR and internal RAM areas immediately after reset.




Fig. 3.3.1 State of CPU registers immediately after reset

●SFR area (Addresses 0₁₆ to FF₁₆)

Access characteristics

RW : It is possible to read the bit state at reading. The written value becomes valid.

RO : It is possible to read the bit state at reading. The written value becomes invalid.

WO : The written value becomes valid. It is impossible to read the bit state.

□ : Nothing is assigned. It is impossible to read the bit state. The written value becomes invalid.

State immediately after reset

0 : "0" immediately after reset.

1 : "1" immediately after reset.

? : Undefined immediately after reset.

0 : Always "0" at reading.

1 : Always "1" at reading.

? : Always undefined at reading.

0 : "0" immediately after reset. Fix this bit to "0."

Address	Register name	b7	Access characteristics	b0	b7	State immediately after reset	b0
0 ₁₆			(Note 1)			?	
1 ₁₆			(Note 1)			?	
2 ₁₆			(Note 2)			?	
3 ₁₆	Port P1 register		RW			?	
4 ₁₆			(Note 2)			?	
5 ₁₆	Port P1 direction register		RW			00 ₁₆	
6 ₁₆	Port P2 register		RW			?	
7 ₁₆			(Note 2)			?	
8 ₁₆	Port P2 direction register		RW			00 ₁₆	
9 ₁₆			(Note 2)			?	
A ₁₆			(Note 2)			?	
B ₁₆	Port P5 register	RW			?	?	
C ₁₆			(Note 2)			?	
D ₁₆	Port P5 direction register	RW			0	0	0
E ₁₆	Port P6 register		RW		?	?	
F ₁₆	Port P7 register		RW		?	?	
10 ₁₆	Port P6 direction register		RW		?	0	0
11 ₁₆	Port P7 direction register		RW		?	0	0
12 ₁₆			(Note 2)			?	
13 ₁₆						?	
14 ₁₆			(Note 2)			?	
15 ₁₆						?	
16 ₁₆			(Note 2)			?	
17 ₁₆			(Note 2)			?	
18 ₁₆			(Note 2)			?	
19 ₁₆			(Note 2)			?	
1A ₁₆						?	
1B ₁₆						?	
1C ₁₆						?	
1D ₁₆						?	
1E ₁₆	A-D control register 0		RW		0	0	0
1F ₁₆	A-D control register 1		RW		0	0	0

Notes 1: Do not read and write.

2: Do not write.

Fig. 3.3.2 State of SFR and internal RAM areas immediately after reset (1)

RESET

3.3 State of internal area

Address	Register name	Access characteristics		State immediately after reset							
		b7	b0	b7	b6	b5	b4	b3	b2	b1	b0
20 ₁₆	A-D register 0	(Note 3)		?							
21 ₁₆		(Note 3)		0	0	0	0	0	0	?	
22 ₁₆	A-D register 1	(Note 3)		?							
23 ₁₆		(Note 3)		0	0	0	0	0	0	?	
24 ₁₆	A-D register 2	(Note 3)		?							
25 ₁₆		(Note 3)		0	0	0	0	0	0	?	
26 ₁₆	A-D register 3	(Note 3)		?							
27 ₁₆		(Note 3)		0	0	0	0	0	0	?	
28 ₁₆	A-D register 4	(Note 3)		?							
29 ₁₆		(Note 3)		0	0	0	0	0	0	?	
2A ₁₆		(Note 4)		?							
2B ₁₆		(Note 4)		?							
2C ₁₆		(Note 4)		?							
2D ₁₆		(Note 4)		?							
2E ₁₆		(Note 4)		?							
2F ₁₆		(Note 4)		?							
30 ₁₆	UART0 transmit/receive mode register	RW		00 ₁₆							
31 ₁₆	UART0 baud rate register (BRG0)	WO		?							
32 ₁₆	UART0 transmit buffer register	WO		?							
33 ₁₆			WO	?							
34 ₁₆	UART0 transmit/receive control register 0	RW	RO	RW							
35 ₁₆	UART0 transmit/receive control register 1	RO	RW	RO	RW						
36 ₁₆	UART0 receive buffer register	RO		?							
37 ₁₆			RO	0	0	0	0	0	0	0	?
38 ₁₆	UART1 transmit/receive mode register	RW		00 ₁₆							
39 ₁₆	UART1 baud rate register (BARG1)	WO		?							
3A ₁₆	UART1 transmit buffer register	WO		?							
3B ₁₆			WO	?							
3C ₁₆	UART1 transmit/receive control register 0	RW	RO	RW							
3D ₁₆	UART1 transmit/receive control register 1	RO	RW	RO	RW						
3E ₁₆	UART1 receive buffer register	RO		?							
3F ₁₆			RO	0	0	0	0	0	0	0	?

Notes 3: The access characteristics at addresses 20₁₆ to 29₁₆ vary according to the contents of the comparator function select register 0 (address DC₁₆). (Refer to “**CHAPTER 12. A-D CONVERTER.**”)

4: Do not write.

Fig. 3.3.3 State of SFR and internal RAM areas immediately after reset (2)

3.3 State of internal area

Address	Register name	Access characteristics		State immediately after reset							
		b7	b0	b7	b0						
40 ₁₆	Count start register 0	RW		00 ₁₆							
41 ₁₆	Count start register 1		RW	?	0	0	0	0	0	0	
42 ₁₆	One-shot start register 0	RW	WO	0	?	0	0	0	0	0	
43 ₁₆	One-shot start register 1	RW	WO	0	?	0	0	0	0	0	
44 ₁₆	Up-down register 0	WO	RW	0	0	0	0	0	0	0	
45 ₁₆	Timer A clock division select register		RW	RW	0	0	0	0	0	0	
46 ₁₆	Timer A0 register	(Note 5)		?							
47 ₁₆		(Note 5)		?							
48 ₁₆		(Note 5)		?							
49 ₁₆		(Note 5)		?							
4A ₁₆	Timer A2 register	(Note 5)		?							
4B ₁₆		(Note 5)		?							
4C ₁₆	Timer A3 register	RW		?							
4D ₁₆		RW		?							
4E ₁₆	Timer A4 register	(Note 5)		?							
4F ₁₆		(Note 5)		?							
50 ₁₆	Timer B0 register	(Note 6)		?							
51 ₁₆		(Note 6)		?							
52 ₁₆		(Note 6)		?							
53 ₁₆	Timer B1 register	(Note 6)		?							
54 ₁₆		(Note 6)		?							
55 ₁₆		(Note 6)		?							
56 ₁₆	Timer A0 mode register	RW		00 ₁₆							
57 ₁₆	Timer A1 mode register	RW		00 ₁₆							
58 ₁₆	Timer A2 mode register	RW		00 ₁₆							
59 ₁₆	Timer A3 mode register	RW		00 ₁₆							
5A ₁₆	Timer A4 mode register	RW		00 ₁₆							
5B ₁₆	Timer B0 mode register	RW	(Note 7)	RW	0	0	?	0	0	0	
5C ₁₆	Timer B1 mode register	RW	(Note 7)	RW	0	0	?	0	0	0	
5D ₁₆	Timer B2 mode register	RW	(Note 7)	RW	0	0	?	0	0	0	
5E ₁₆	Processor mode register 0	RW	WO	RW	0	0	0	0	1	0	
5F ₁₆	Processor mode register 1	RW		0	0	0	0	0	0	1	

Notes 5: The access characteristics at addresses 46₁₆ to 4B₁₆, 4E₁₆, and 4F₁₆ vary according to the timer A's operating mode. (Refer to “CHAPTER 7. TIMER A.”)

6: The access characteristics at addresses 50₁₆ to 55₁₆ vary according to the timer B's operating mode. (Refer to “CHAPTER 8. TIMER B.”)

7: The access characteristics for bit 5 at addresses 5B₁₆ to 5D₁₆ vary according to the timer B's operating mode. (Refer to “CHAPTER 8. TIMER B.”)

Notes 5: The access characteristics at addresses 46₁₆ to 4B₁₆, 4E₁₆, and 4F₁₆ vary according to the timer A's operating mode. (Refer to "CHAPTER 7. TIMER A.")

6: The access characteristics at addresses 50₁₆ to 55₁₆ vary according to the timer B's operating mode. (Refer to "CHAPTER 8. TIMER B.")

7: The access characteristics for bit 5 at addresses 5B₁₆ to 5D₁₆ vary according to the timer B's operating mode. (Refer to "CHAPTER 8. TIMER B.")

Fig. 3.3.4 State of SFR and internal RAM areas immediately after reset (3)

RESET

3.3 State of internal area

Address	Register name	Access characteristics	State immediately after reset
		b7 b0	b7 b0
60 ₁₆	Watchdog timer register	(Note 8)	? (Note 9)
61 ₁₆	Watchdog timer frequency select register	RW RW RW	0 0 ? 0
62 ₁₆	Particular function select register 0	RW RW (Note 10)	0 0 0 0 0 0 0 0
63 ₁₆	Particular function select register 1	RW RW RW (Note 11)	0 0 0 0 0 0 (Note 12)
64 ₁₆	Particular function select register 2		?
65 ₁₆		(Note 13)	?
66 ₁₆	Debug control register 0	RW	1 0 (Note 12) 0 0 (Note 12)
67 ₁₆	Debug control register 1	RO RO RW RW RO RW	0 0 0 ? 0 0 0 0
68 ₁₆	Address comparison register 0	RW (Note 14)	?
69 ₁₆		RW (Note 14)	?
6A ₁₆		RW (Note 14)	?
6B ₁₆		RW (Note 14)	?
6C ₁₆	Address comparison register 1	RW (Note 14)	?
6D ₁₆		RW (Note 14)	?
6E ₁₆	INT ₃ interrupt control register	RW	? 0 0 0 0 0 0
6F ₁₆	INT ₄ interrupt control register	RW	? 0 0 0 0 0 0
70 ₁₆	A-D conversion interrupt control register	RW	? ? 0 0 0
71 ₁₆	UART0 transmit interrupt control register	RW	? 0 0 0 0
72 ₁₆	UART0 receive interrupt control register	RW	? 0 0 0 0
73 ₁₆	UART1 transmit interrupt control register	RW	? 0 0 0 0
74 ₁₆	UART1 receive interrupt control register	RW	? 0 0 0 0
75 ₁₆	Timer A0 interrupt control register	RW	? 0 0 0 0
76 ₁₆	Timer A1 interrupt control register	RW	? 0 0 0 0
77 ₁₆	Timer A2 interrupt control register	RW	? 0 0 0 0
78 ₁₆	Timer A3 interrupt control register	RW	? 0 0 0 0
79 ₁₆	Timer A4 interrupt control register	RW	? 0 0 0 0
7A ₁₆	Timer B0 interrupt control register	RW	? 0 0 0 0
7B ₁₆	Timer B1 interrupt control register	RW	? 0 0 0 0
7C ₁₆	Timer B2 interrupt control register	RW	? 0 0 0 0
7D ₁₆		(Note 13)	?
7E ₁₆		(Note 13)	?
7F ₁₆		(Note 13)	?

Notes 8 : By writing dummy data to address 60₁₆, a value of "FFF₁₆" is set to the watchdog timer. The dummy data is not retained anywhere.

9 : A value of "FFF₁₆" is set to the watchdog timer. (Refer to "CHAPTER 14. WATCHDOG TIMER.")

10 : After writing "55₁₆" to address 62₁₆, each bit must be set.

11 : It is possible to read the bit state at reading. By writing "0" to this bit, this bit becomes "0." But when writing "1" to this bit, this bit will not change.

12 : This bit becomes "0" at power-on reset. This bit retains the state immediately before reset in the case of hardware reset and software reset.

13 : Do not write.

14 : When these registers are accessed, set the address comparison register access enable bit (bit 2 at address 67₁₆) to "1." (Refer to "CHAPTER 17. DEBUG FUNCTION.")

Fig. 3.3.5 State of SFR and internal RAM areas immediately after reset (4)

3.3 State of internal area

Address	Register name	Access characteristics		State immediately after reset	
		b7	b0	b7	b0
80 ₁₆		(Note 15)		?	
81 ₁₆		(Note 15)		?	
82 ₁₆		(Note 15)		?	
83 ₁₆		(Note 15)		?	
84 ₁₆		(Note 15)		?	
85 ₁₆		(Note 15)		?	
86 ₁₆		(Note 15)		?	
87 ₁₆		(Note 15)		?	
88 ₁₆				?	
89 ₁₆				?	
8A ₁₆		(Note 15)		?	
8B ₁₆				?	
8C ₁₆		(Note 15)		?	
8D ₁₆				?	
8E ₁₆		(Note 15)		?	
8F ₁₆				?	
90 ₁₆		(Note 15)		?	
91 ₁₆				?	
92 ₁₆		(Note 15)		?	
93 ₁₆				?	
94 ₁₆				?	
95 ₁₆	External interrupt input read-out register	RO		?	
96 ₁₆	D-A control register		RW RW	?	0 0
97 ₁₆				?	
98 ₁₆	D-A register 0	RW		00 ₁₆	
99 ₁₆	D-A register 1	RW		00 ₁₆	
9A ₁₆				?	
9B ₁₆				?	
9C ₁₆		(Note 15)		?	
9D ₁₆		(Note 15)		?	
9E ₁₆	Flash memory control register (Note 16)	RW	RW RW RO	0 0 0 0 0 0 0 1	
9F ₁₆				?	

Notes 15 : Do not write.
16 : This register is allocated only to the flash memory version. (Refer to “CHAPTER 19. FLASH MEMORY VERSION.”) This is not allocated to the mask ROM version.

Fig. 3.3.6 State of SFR and internal RAM areas immediately after reset (5)

RESET

3.3 State of internal area

Address	Register name	Access characteristics		State immediately after reset	
		b7	b0	b7	b0
A0 ₁₆		(Note 17)		?	
A1 ₁₆				?	
A2 ₁₆		(Note 17)		?	
A3 ₁₆				?	
A4 ₁₆		(Note 17)		?	
A5 ₁₆				?	
A6 ₁₆	Wave output mode register	RW		00 ₁₆	
A7 ₁₆	Dead-time timer	WO		?	
A8 ₁₆	Three-phase output data register 0	RW		00 ₁₆	
A9 ₁₆	Three-phase output data register 1	RW		00 ₁₆	
AA ₁₆	Position-data-retain function control register		RW RO RO RO	?	0 0 0 0
AB ₁₆				?	
AC ₁₆	Serial I/O pin control register		RW RW RW RW	0 0 0 0 0 0 0 0	
AD ₁₆				?	
AE ₁₆	Port P2 pin function control register	RW	RW RW RW RW	0 ? ? ? 0 0 0 0	
AF ₁₆				?	
B0 ₁₆		(Note 17)		?	
B1 ₁₆		(Note 17)		?	
B2 ₁₆		(Note 17)		?	
B3 ₁₆		(Note 17)		?	
B4 ₁₆		(Note 17)		?	
B5 ₁₆		(Note 17)		?	
B6 ₁₆		(Note 17)		?	
B7 ₁₆		(Note 17)		?	
B8 ₁₆		(Note 17)		?	
B9 ₁₆				?	
BA ₁₆		(Note 17)		?	
BB ₁₆		(Note 17)		?	
BC ₁₆	Clock control register 0	RW RW RW RW	(Note 18) RW RW	0 0 0 1 0 1 1 1	
BD ₁₆		(Note 17)		?	
BE ₁₆		(Note 17)		?	
BF ₁₆		(Note 17)		?	

Notes 17 : Do not write to this register.

18 : After reset, these bits are allowed to be changed only once.

Fig. 3.3.7 State of SFR and internal RAM areas immediately after reset (6)

3.3 State of internal area

Address	Register name	Access characteristics		State immediately after reset	
		b7	b0	b7	b0
C0 ₁₆				?	
C1 ₁₆				?	
C2 ₁₆				?	
C3 ₁₆				?	
C4 ₁₆	Up-down register 1	WO	RW	0	0
C5 ₁₆				0	0
C6 ₁₆	Timer A5 register		RW	?	
C7 ₁₆			RW	?	
C8 ₁₆	Timer A6 register		RW	?	
C9 ₁₆			RW	?	
CA ₁₆	Timer A7 register		RW	?	
CB ₁₆			RW	?	
CC ₁₆	Timer A8 register		RW	?	
CD ₁₆			RW	?	
CE ₁₆	Timer A9 register	(Note 19)		?	
CF ₁₆		(Note 19)		?	
D0 ₁₆	Timer A01 register		WO	?	
D1 ₁₆			WO	?	
D2 ₁₆	Timer A11 register		WO	?	
D3 ₁₆			WO	?	
D4 ₁₆	Timer A21 register		WO	?	
D5 ₁₆			WO	?	
D6 ₁₆	Timer A5 mode register		RW	00 ₁₆	
D7 ₁₆	Timer A6 mode register		RW	00 ₁₆	
D8 ₁₆	Timer A7 mode register		RW	00 ₁₆	
D9 ₁₆	Timer A8 mode register		RW	00 ₁₆	
DA ₁₆	Timer A9 mode register		RW	00 ₁₆	
DB ₁₆		(Note 20)		?	
DC ₁₆	Comparator function select register 0		RW	0	0
DD ₁₆		(Note 20)		?	
DE ₁₆	Comparator result register 0		RW	0	0
DF ₁₆		(Note 20)		?	

Notes 19 : The access characteristics at addresses CE₁₆ and CF₁₆ vary according to the timer A's operating mode. (Refer to "CHAPTER 7. TIMER A.")

20 : Do not write.

Fig. 3.3.8 State of SFR and internal RAM areas immediately after reset (7)

RESET

3.3 State of internal area

Address	Register name	Access characteristics		State immediately after reset							
		b7	b0	b7	b0						
E0 ₁₆		(Note 21)		?							
E1 ₁₆		(Note 21)		?							
E2 ₁₆		(Note 21)		?							
E3 ₁₆		(Note 21)		?							
E4 ₁₆		(Note 21)		?							
E5 ₁₆		(Note 21)		?							
E6 ₁₆		(Note 21)		?							
E7 ₁₆		(Note 21)		?							
E8 ₁₆		(Note 21)		?							
E9 ₁₆		(Note 21)		?							
EA ₁₆		(Note 21)		?							
EB ₁₆		(Note 21)		?							
EC ₁₆		(Note 21)		?							
ED ₁₆		(Note 21)		?							
EE ₁₆		(Note 21)		?							
EF ₁₆		(Note 21)		?							
F0 ₁₆				?							
F1 ₁₆		(Note 21)		?							
F2 ₁₆		(Note 21)		?							
F3 ₁₆				?							
F4 ₁₆				?							
F5 ₁₆	Timer A5 interrupt control register		RW	?	0	0	0	0			
F6 ₁₆	Timer A6 interrupt control register		RW	?	0	0	0	0			
F7 ₁₆	Timer A7 interrupt control register		RW	?	0	0	0	0			
F8 ₁₆	Timer A8 interrupt control register		RW	?	0	0	0	0			
F9 ₁₆	Timer A9 interrupt control register		RW	?	0	0	0	0			
FA ₁₆				?							
FB ₁₆				?							
FC ₁₆				?							
FD ₁₆	INT ₅ interrupt control register		RW	?	0	0	0	0	0	0	
FE ₁₆	INT ₆ interrupt control register		RW	?	0	0	0	0	0	0	
FF ₁₆	INT ₇ interrupt control register		RW	?	0	0	0	0	0	0	

Notes 21 : Do not write to this register.

● Internal RAM area

- At hardware reset Retains the state immediately before reset (Note 22).
- At software reset..... Retains the state immediately before reset.
- At termination of the stop or wait mode
(when hardware reset is used for the termination.).....Retains the state immediately before the STP or WIT instruction is executed.
- At power-on reset..... Undefined.

Notes 22 : When a reset operation starts while writing to the internal RAM area is in process, the microcomputer will be reset before the completion of writing. Accordingly, the contents of the area where the writing was in process will become undefined.

Fig. 3.3.9 State of SFR and internal RAM areas immediately after reset (8)

3.4 Internal processing sequence after reset

3.4 Internal processing sequence after reset

Figure 3.4.1 shows the internal processing sequence after reset.




Fig. 3.4.1 Internal processing sequence after reset

RESET

3.4 Internal processing sequence after reset

MEMORANDUM

CHAPTER 4

CLOCK GENERATING CIRCUIT

4.1 Oscillation circuit examples

4.2 Clocks

[Precautions for clock generating circuit]

CLOCK GENERATING CIRCUIT

4.1 Oscillation circuit examples

4.1 Oscillation circuit examples

To the oscillation circuit, a ceramic resonator or a quartz-crystal oscillator can be connected, or the clock which is externally generated can be input. Oscillation circuit examples are shown below.

4.1.1 Connection example with resonator/oscillator

Figure 4.1.1 shows an example where pins X_{IN} and X_{OUT} connect across a ceramic resonator/quartz-crystal oscillator.

The circuit constants such as R_f , R_d , C_{IN} , and C_{OUT} (shown in “**Figure 4.1.1**”) depend on the resonator/oscillator. These values shall be set to the values recommended by the resonator/oscillator manufacturer.




Fig. 4.1.1 Connection example of resonator/oscillator

4.1.2 Externally generated clock input example

Figure 4.1.2 shows an input example of a clock which is externally generated. An external clock must be input from pin X_{IN} , and pin X_{OUT} must be left open.

When an externally generated clock is input, the power source current consumption can be saved by the stop of internal circuit's operation between pins X_{IN} and X_{OUT} . (Refer to “**CHAPTER 16. POWER SAVING FUNCTION.**”)




Fig. 4.1.2 Externally generated clock input example

CLOCK GENERATING CIRCUIT

4.1 Oscillation circuit examples

4.1.3 Connection example of filter circuit

In the usage of the PLL frequency multiplier, be sure to connect a filter circuit with pin V_{CONT} . Figure 4.1.3 shows a connection example of the filter circuit.




Fig. 4.1.3 Connection example of filter circuit

CLOCK GENERATING CIRCUIT

4.2 Clocks

4.2 Clocks

Figure 4.2.1 shows the clock generating circuit block diagram.




Fig. 4.2.1 Clock generating circuit block diagram

4.2.1 Clocks generated in clock generating circuit

- (1) $f_{X_{IN}}$
It is the input clock from pin X_{IN} .
- (2) f_{PLL}
It is the output clock from the PLL frequency multiplier.
- (3) f_{sys}
It is the system clock which becomes the clock source of CPU, BIU, and internal peripheral devices.
Whether $f_{X_{IN}} = f_{sys}$ or $f_{PLL} = f_{sys}$ can be selected by software.
- (4) ϕ_{CPU}
It is the operating clock of CPU.
- (5) ϕ_{BIU}
It is the operating clock of BIU.
- (6) Clock ϕ_1
It has the same period as f_{sys} .
- (7) $f_1, f_2, f_{16}, f_{64}, f_{512}, f_{4096}$
Each of them is the internal peripheral device's operating clock.
- (8) Wf_{32}, Wf_{512}
These are the operating clocks of the watchdog timer, and their clock source is f_2 .
- (9) $fX_{16}, fX_{32}, fX_{64}, fX_{128}$
Each of them is the divide clock of $f_{X_{IN}}$ and becomes the watchdog timer's clock source at STP termination.

CLOCK GENERATING CIRCUIT

4.2 Clocks

4.2.2 Clock control register 0

Figure 4.2.2 shows the structure of the clock control register 0, and Figure 4.2.3 shows the setting procedure for the clock control register 0 when using the PLL frequency multiplier.

Clock control register 0 (Address BC₁₆)

b7	b6	b5	b4	b3	b2	b1	b0
0	0	0	1	0	0	1	1

Bit	Bit name	Function	At reset	R/W
0	Fix this bit to "1."		1	RW
1	PLL circuit operation enable bit (Note 1)	0 : PLL frequency multiplier is inactive, and pin V _{CONT} is invalid. (Floating) 1 : PLL frequency multiplier is active, and pin V _{CONT} is valid.	1	RW
2	PLL multiplication ratio select bits (Note 2)	b3 b2 0 0 : Do not select. 0 1 : X 2 1 0 : X 3 1 1 : X 4	1	RW
3			0	RW
4	Fix this bit to "1."		1	RW
5	System clock select bit (Note 3)	0 : f _{XIN} 1 : f _{PLL}	0	RW
6	Peripheral device's clock select bit 0	See Table 4.2.2.	0	RW
7	Peripheral device's clock select bit 1		0	RW

Notes 1: Clear this bit to "0" if the PLL frequency multiplier needs not to be active.
 In the stop and flash memory parallel I/O modes, the PLL frequency multiplier is inactive and pin V_{CONT} is invalid regardless of the contents of this bit.

2: Rewriting of these bits must be performed simultaneously with clearance of the system clock select bit (bit 5) to "0". Then, set bit 5 to "1" 2 ms after the rewriting of these bits. (After reset, these bits are allowed to be changed only once.)

3: Clearance of the PLL circuit operation enable bit (bit 1) to "0" clears the system clock select bit to "0." Also, while the PLL circuit operation enable bit = "0," nothing can be written to the system clock select bit. (Fixed to be "0.")
 Before setting of set the system clock select bit to "1" after reset, it is necessary to insert an interval of 2 ms after the stabilization of f(X_{IN}).

Fig. 4.2.2 Structure of clock control register

(1) PLL circuit operation enable bit (bit 1)

Setting this bit to "1" enables the PLL frequency multiplier to be active and pin V_{CONT} to be valid. This bit = "1" while pin RESET = "L" level and after reset, so that, in this case, the PLL frequency multiplier is active. Clear this bit to "0" if the PLL frequency multiplier need not to be active. Note that, in the stop and flash memory parallel I/O modes, the PLL frequency multiplier is in active and pin V_{CONT} is invalid regardless of the contents of this bit. (Refer to sections "15.3 Stop mode" and "19.4 Flash memory parallel I/O mode.")

(2) PLL multiplication ratio select bits (bits 2, 3)

These bits select the multiplication ratio of the PLL frequency multiplier. (See Table 4.2.1.) To rewrite these bits, clear the system clock select bit (bit 5) to "0" simultaneously. Then, set the system clock select bit to "1" 2 ms after the rewriting of this bit. (See Figure 4.2.3.) Note that, after reset, these bits are allowed to be changed only once.

CLOCK GENERATING CIRCUIT

4.2 Clocks

(3) System clock select bit (bit 5)

This bit selects a clock source of f_{sys} . When this bit = "0," f_{XIN} is selected as f_{sys} ; and when this bit = "1," f_{PLL} as the one. (See Table 4.2.1.)

Clearing the PLL circuit operation enable bit (bit 1) to "0" clears the system clock select bit to "0." Also, while the PLL circuit operation enable bit = "0," nothing can be written to the system clock select bit. (Fixed to be "0.")

In order to set the system clock select bit to "1" after reset, it is necessary to wait 2 ms after the stabilization of $f(X_{IN})$.

To rewrite the PLL multiplication ratio select bits (bits 2 and 3), clear the system clock select bit to "0" simultaneously. Then, set this bit to "1" 2 ms after the rewriting of the PLL multiplication ratio select bits. (See Figure 4.2.3.)

Table 4.2.1 f_{sys} selection

System clock select bit (bit 5)	PLL circuit operation enable bit (bit 1)	PLL multiplication ratio select bits (bits 3, 2) (Note 1)	f_{sys}	
			Clock source	Frequency (Note 2)
0	—	—	f_{XIN}	$f(X_{IN})$
1	1	01 (double)	f_{PLL}	$f(X_{IN}) \times 2$
		10 (triple)	f_{PLL}	$f(X_{IN}) \times 3$
		11 (quadruple)	f_{PLL}	$f(X_{IN}) \times 4$

Notes 1: The PLL multiplication ratio select bits must be set so that f_{sys} is in the range from 10 MHz to 20 MHz. After reset, these bits are allowed to be changed only once.

2: Be sure that f_{sys} does not exceed 20 MHz.

(4) Peripheral device's clock select bits 1, 0 (bits 7, 6)

These bits select the internal peripheral device's operation clock frequency listed in Table 4.2.2.

Table 4.2.2 Internal peripheral device's operation clock frequency

Internal peripheral device's operation clock	Peripheral device's clock select bits 1, 0			
	00	01 (Note)	10	11
f_1	f_{sys}	f_{sys}	$f_{sys}/2$	Do not select.
f_2	$f_{sys}/2$	f_{sys}	$f_{sys}/4$	
f_{16}	$f_{sys}/16$	$f_{sys}/8$	$f_{sys}/32$	
f_{64}	$f_{sys}/64$	$f_{sys}/32$	$f_{sys}/128$	
f_{512}	$f_{sys}/512$	$f_{sys}/256$	$f_{sys}/1024$	
f_{4096}	$f_{sys}/4096$	$f_{sys}/2048$	$f_{sys}/8192$	

Note: To set the peripheral device's clock select bits 1, 0 to "01," be sure that a frequency of f_{sys} must be 10 MHz or less.

CLOCK GENERATING CIRCUIT

4.2 Clocks




Fig. 4.2.3 Setting procedure for clock control register 0 when using PLL frequency multiplier

4.2.3 Particular function select register 0

Figure 4.2.4 shows the structure of the particular function select register 0, and Figure 4.2.5 shows the writing procedure for the particular function select register 0.




Fig. 4.2.4 Structure of particular function select register 0

CLOCK GENERATING CIRCUIT

4.2 Clocks

(1) External clock input select bit (bit 1)

When this bit is "0," the oscillation driver circuit between pins X_{IN} and X_{OUT} operates. At the stop mode termination owing to an interrupt request occurrence, the watching timer is used.

Setting this bit to "1" stops the oscillation driver circuit between pins X_{IN} and X_{OUT} and keeps the output level at pin X_{OUT} being "H." (Refer to section "16.3 Stop of oscillation circuit.") At the stop mode termination owing to an interrupt request occurrence, the watchdog timer is not used if the system clock select bit (bit 5 at address BC_{16}) = "0," where as the watchdog timer is used if the system clock select bit = "1."

To rewrite this bit, write "0" or "1" just after writing of "55₁₆" to address 62₁₆. (See Figure 4.2.5.)

Note that if an interrupt occurs between writing of "55₁₆" and next writing of "0" or "1," latter writing may be ignored. When there is a possibility that an interrupt occurs at the above timing, be sure to read this bit's contents after writing of "0" or "1," and verify whether "0" or "1" has correctly been written or not.

In addition, even when the watchdog timer is disabled by the particular function select register 2 (address 64₁₆), the watchdog timer can be active only at the stop mode termination if this bit = "0." (Refer to section "15.3 Stop mode.")




Fig. 4.2.5 Writing procedure for particular function select register 0

CLOCK GENERATING CIRCUIT

[Precautions for clock generating circuit]

[Precautions for clock generating circuit]

1. While pin $\overline{\text{RESET}}$ = "L" level and after reset, the PLL frequency multiplier is inactive. Clear the PLL circuit operation enable bit (bit 1 at address BC_{16}) to "0" if the PLL frequency multiplier needs not to be active.
2. To select f_{PLL} as f_{sys} after reset, set the system clock select bit (bit 5 at address BC_{16}) to "1" 2 ms after $f(\text{X}_{\text{IN}})$ has been stabilized. (See Figure 4.2.3.)
3. To change the multiplication ratio for the PLL frequency multiplier, clear the system clock select bit (bit 5 at address BC_{16}) to "0" simultaneously. Then, set the system clock select bit to "1" 2 ms after the rewriting of the PLL multiplication ratio select bits (bits 2, 3 at address BC_{16}). (See Figure 4.2.3.)
After reset, the PLL multiplication ratio select bits are allowed to be changed only once. If it is necessary to write a certain value to these bits, be sure to write the same value that has been written after the latest reset.

CLOCK GENERATING CIRCUIT

[Precautions for clock generating circuit]

MEMORANDUM



CHAPTER 5

INPUT/OUTPUT PINS

5.1 Overview

5.2 Programmable I/O ports

5.3 Examples of handling unused pins

INPUT/OUTPUT PINS

5.1 Overview, 5.2 Programmable I/O ports

5.1 Overview

Input/output pins (hereafter called I/O pins) have functions as programmable I/O port pins, internal peripheral devices's I/O pins, etc.

For the basic functions of each I/O pin, refer to section “1.3 Pin description.” For the I/O functions of the internal peripheral devices, refer to relevant sections of each internal peripheral device.

This chapter describes the programmable I/O ports and examples of handling unused pins.

5.2 Programmable I/O ports

The programmable I/O ports have direction registers and port registers in the SFR area. Figure 5.2.1 shows the memory map of direction registers and port registers.

Addresses	
316	Port P1 register
416	(Note)
516	Port P1 direction register
616	Port P2 register
716	(Note)
816	Port P2 direction register
916	(Note)
A16	(Note)
B16	Port P5 register
C16	(Note)
D16	Port P5 direction register
E16	Port P6 register
F16	Port P7 register
1016	Port P6 direction register
1116	Port P7 direction register

Note: Do not write to this address.

Fig. 5.2.1 Memory map of direction registers and port registers

INPUT/OUTPUT PINS

5.2 Programmable I/O ports

5.2.1 Direction register

This register determines the I/O direction of programmable I/O ports. One bit of this register corresponds to one pin of the microcomputer, and this is the one-to-one relationship.

Figure 5.2.2 shows the structure of port Pi (i = 1, 2, 5 to 7) direction register.

Port Pi direction register (i = 1, 2, 5 to 7) (Addresses 5 ₁₆ , 8 ₁₆ , D ₁₆ , 10 ₁₆ , 11 ₁₆)					b7	b6	b5	b4	b3	b2	b1	b0
Bit	Bit name	Function	At reset	R/W								
0	Port Pi ₀ direction bit	0 : Input mode (The port functions as an input port.)	0	RW								
1	Port Pi ₁ direction bit		0	RW								
2	Port Pi ₂ direction bit	1 : Output mode (The port functions as an output port.)	0	RW								
3	Port Pi ₃ direction bit		0	RW								
4	Port Pi ₄ direction bit		0	RW								
5	Port Pi ₅ direction bit		0	RW								
6	Port Pi ₆ direction bit		0	RW								
7	Port Pi ₇ direction bit		0	RW								

Notes 1: Nothing is assigned for bits 0 to 4 of the port P5 direction register. These bits are undefined at reading.
2: Nothing is assigned for bits 6 and 7 of the port P6 direction register. These bits are undefined at reading.
3: Nothing is assigned for bits 5 to 7 of the port P7 direction register. These bits are undefined at reading.
4: Any of bits 0 to 5 of the port P6 direction register becomes "0" by input of a falling edge to pin P6OUT_{cut}/INT₄. (Refer to section "5.2.3 Pin P6OUT_{cut}/INT₄.")

Fig. 5.2.2 Structure of port Pi (i = 1, 2, 5 to 7) direction register

INPUT/OUTPUT PINS

5.2 Programmable I/O ports

5.2.2 Port register

Data is input from or output to the external by writing/reading data to/from a port register. A port register consists of a port latch which holds the output data and a circuit which reads the pin state. One bit of the port register corresponds to one pin of the microcomputer. (This is the one-to-one relationship.) Figure 5.2.3 shows the structure of the port P_i ($i = 1, 2, 5$ to 7) register.

- **When outputting data from programmable I/O port which has been set to output mode**

- ① By writing data to the corresponding bit of the port register, the data is written into the port latch.
- ② The data is output from the pin according to the contents of the port latch.

By reading the port register of a port which has been set to the output mode, the contents of the port latch is read out, instead of the pin state. Accordingly, the output data can be correctly read out without being affected by an external load, etc. (See “**Figures 5.2.4 and 5.2.5.**”)

- **When inputting data from programmable I/O port which has been set to input mode**

- ① A pin which has been set to the input mode enters the floating state.
- ② By reading the corresponding bit of the port register, the data which has been input from the pin can be read out.

By writing data to a port register of a programmable I/O port which has been set to the input mode, the data is written only into the port latch and is not output to the external (**Note**). This pin remains floating state.

Note: When executing a read-modify-write instruction to a port register of a programmable I/O port which has been set to the input mode, the instruction will be executed to the data which has been input from the pin and the result will be written into the port register.

Port P_i register ($i = 1, 2, 5$ to 7)

(Addresses 3_{16} , 6_{16} , B_{16} , E_{16} , F_{16})

b7

b6

b5

b4

b3

b2

b1

b0

Bit	Bit name	Funtion	At reset	R/W
0	Port pin P_{i0}	Data is input from or output to a pin by reading from or writing to the corresponding bit. 0 : “L” level 1 : “H” level	Undefined	RW
1	Port pin P_{i1}		Undefined	RW
2	Port pin P_{i2}		Undefined	RW
3	Port pin P_{i3}		Undefined	RW
4	Port pin P_{i4}		Undefined	RW
5	Port pin P_{i5}		Undefined	RW
6	Port pin P_{i6}		Undefined	RW
7	Port pin P_{i7}		Undefined	RW

Notes 1:

Nothing is assigned for bits 0 to 4 of the port P_5 register. These bits are undefined at reading.

2:

Nothing is assigned for bits 6 and 7 of the port P_6 register. These bits are undefined at reading.

3:

Nothing is assigned for bits 5 to 7 of the port P_7 register. These bits are undefined at reading.

Fig. 5.2.3 Structure of port P_i ($i = 1, 2, 5$ to 7) register

INPUT/OUTPUT PINS

5.2 Programmable I/O ports

Figures 5.2.4 and 5.2.5 show the port peripheral circuits.




Fig. 5.2.4 Port peripheral circuits (1)

INPUT/OUTPUT PINS

5.2 Programmable I/O ports




Fig. 5.2.5 Port peripheral circuits (2)

5.2.3 Pin P6OUT_{CUT}/INT₄ (Port-P6-output-cutoff signal input pin)

Any of bits 0 through 5 of the port P6 direction register (address 10₁₆) are forcibly cleared to "0" by input of a falling edge to pin P6OUT_{CUT}/INT₄, regardless of the mode of port pins P6₀ through P6₅; therefore, port pins P6₀ through P6₅ enter the input mode. After that, if it is necessary to output data from port pins P6₀ through P6₅, be sure to do as follows:

- ① Return the input level at pin P6OUT_{CUT}/INT₄ to "H" level.
- ② Write data to the port P6 register (address E₁₆)'s bits, corresponding to the port P6 pins which will output data.
- ③ Set the port P6 direction register's bits, corresponding to the port P6 pins in ②, to "1" in order to set these port pins to the output mode.

When input level at pin P6OUT_{CUT}/INT₄ is "L", no bit of the port P6 direction register can be set to "1."

When using port pins P6₀ through P6₅ as output port pins at all the time, connect pin P6OUT_{CUT}/INT₄ to Vcc via a resistor. Pin P6OUT_{CUT}/INT₄ cannot serve as pin INT₄.

Also, when using pin P6OUT_{CUT}/INT₄ as an input pin of an external interrupt (pin INT₄), use port pins P6₀ through P6₅ in the input mode.

INPUT/OUTPUT PINS

5.3 Examples of handling unused pins

5.3 Examples of handling unused pins

When unusing an I/O pin, some handling is necessary for this pin. Examples of handling unused pins are described below.

The following are just examples. In actual use, the user shall modify them according to the user's application and properly evaluate their performance.

Table 5.3.1 Example of handling unused pins

Pin name	Handling example
P1, P2, P5 to P7	Set these pins to the input mode and connect each pin to Vcc or Vss via a resistor; or set these pins to the output mode and leave them open (Note 1).
P6OUT _{CUT} /INT ₄	Connect this pin to Vcc via a resistor. Select a falling edge for pin INT ₄ .
X _{OUT} (Note 2), V _{CONT} (Note 3)	Leave these pins open.
AV _{CC}	Connect this pin to Vcc.
AV _{SS} , V _{REF}	Connect these pins to Vss.

Notes 1: When leaving these pins open after they have been set to the output mode, note the following: these port pins are placed in the input mode from reset until they are switched to the output mode by software. Therefore, voltage levels of these pins are undefined and the power source current may increase while these port pins are placed in the input mode.

Software reliability can be enhanced by setting the contents of the above ports' direction registers periodically. This is because these contents may be changed by noise, a program runaway which occurs owing to noise, etc.

For unused pins, use the shortest possible wiring (within 20 mm from the microcomputer's pins).

2: This applies when a clock externally generated is input to pin X_{IN}.

3: Be sure that the PLL circuit operation enable bit (bit 1 at address BC₁₆) = "0."




Fig. 5.3.1 Example of handling unused pins

INPUT/OUTPUT PINS

5.3 Examples of handling unused pins

MEMORANDUM

CHAPTER 6

INTERRUPTS

- 6.1 Overview
- 6.2 Interrupt sources
- 6.3 Interrupt control
- 6.4 Interrupt priority level
- 6.5 Interrupt priority level detection circuit
- 6.6 Interrupt priority level detection time
- 6.7 Sequence from acceptance of interrupt request until execution of interrupt routine
- 6.8 Return from interrupt routine
- 6.9 Multiple interrupts
- 6.10 External interrupts
- [Precautions for interrupts]

INTERRUPTS

6.1 Overview

6.1 Overview

The M37906 provides 27 (including the reset) interrupt sources to generate interrupt requests.

Figure 6.1.1 shows the interrupt processing sequence.

When an interrupt request is accepted, a branch is made to the start address of the interrupt routine set in the interrupt vector table (addresses FFB₁₆ to FFF₁₆). Set the start address of each interrupt routine to the corresponding interrupt vector address in the interrupt vector table.




Fig. 6.1.1 Interrupt processing sequence

When an interrupt request is accepted, the following registers' contents just before acceptance of an interrupt request are automatically pushed onto the stack area in ascending sequence from ① to ③.

For other registers of which contents are necessary, be sure to push and pop them by software.

- ① Program bank register (PG)
- ② Program counter (PCL, PCH)
- ③ Processor status register (PSL, PSH)

Figure 6.1.2 shows the state of the stack area just before entering an interrupt routine.

Execute the **RTI** instruction at the end of this interrupt routine in order to return to the routine that the microcomputer was executing just before the interrupt request was accepted. By executing the **RTI** instruction, the register contents pushed onto the stack area are pulled in descending sequence from ③ to ①. Then, the suspended processing is resumed from where it left off.




Fig. 6.1.2 State of stack area just before entering interrupt routine

6.2 Interrupt sources

Tables 6.2.1 and 6.2.2 list the interrupt sources and the interrupt vector addresses. When programming, set the start address of each interrupt routine to the vector addresses listed in these tables.

Table 6.2.1 Interrupt sources and interrupt vector addresses (1)

Interrupt source	Interrupt vector addresses		Remarks	Reference
	High-order address	Low-order address		
Reset	FFFF ₁₆	FFFE ₁₆	Non-maskable	3. RESET
Zero division	FFFD ₁₆	FFFC ₁₆	Non-maskable software interrupt	7900 Series Software Manual
BRK instruction (Note)	FFFB ₁₆	FFFA ₁₆	Do not use.	_____
DBC (Note)	FFF9 ₁₆	FFF8 ₁₆		
Watchdog timer	FFF7 ₁₆	FFF6 ₁₆	Non-maskable internal interrupt	14. WATCHDOG TIMER
Reserved area	FFF5 ₁₆	FFF4 ₁₆	Do not use.	_____
Reserved area	FFF3 ₁₆	FFF2 ₁₆		
Reserved area	FFF1 ₁₆	FFF0 ₁₆		
Reserved area	FFEF ₁₆	FFEE ₁₆		
Timer A0	FFED ₁₆	FFEC ₁₆	Maskable internal interrupts	7. TIMER A
Timer A1	FFEB ₁₆	FFEA ₁₆		
Timer A2	FFE9 ₁₆	FFE8 ₁₆		
Timer A3	FFE7 ₁₆	FFE6 ₁₆		
Timer A4	FFE5 ₁₆	FFE4 ₁₆		
Timer B0	FFE3 ₁₆	FFE2 ₁₆	Maskable internal interrupts	8. TIMER B
Timer B1	FFE1 ₁₆	FFE0 ₁₆		
Timer B2	FFDF ₁₆	FFDE ₁₆		
UART0 receive	FFDD ₁₆	FFDC ₁₆	Maskable internal interrupts	11. SERIAL I/O
UART0 transmit	FFDB ₁₆	FFDA ₁₆		
UART1 receive	FFD9 ₁₆	FFD8 ₁₆		
UART1 transmit	FFD7 ₁₆	FFD6 ₁₆		
A-D conversion	FFD5 ₁₆	FFD4 ₁₆	Maskable internal interrupt	12. A-D CONVERTER
INT ₃	FFD3 ₁₆	FFD2 ₁₆	Maskable external interrupts	6.10 External interrupts
INT ₄	FFD1 ₁₆	FFD0 ₁₆		
Reserved area	FFCF ₁₆	FFCE ₁₆	Do not use.	_____
Reserved area	FFCD ₁₆	FFCC ₁₆		
Address matching detection	FFCB ₁₆	FFCA ₁₆	Non-maskable software interrupt	17. DEBUG FUNCTION
Reserved area	FFC9 ₁₆	FFC8 ₁₆	Do not use.	_____
INT ₅	FFC7 ₁₆	FFC6 ₁₆	Maskable external interrupts	6.10 External interrupts
INT ₆	FFC5 ₁₆	FFC4 ₁₆		
INT ₇	FFC3 ₁₆	FFC2 ₁₆		

Note: The **BRK** instruction and the **DBC** interrupt are used exclusively for a debugger.

- **Maskable interrupt:** An interrupt of which request's acceptance can be disabled by software.
- **Non-maskable interrupt** (including zero division, watchdog timer, and address matching detection interrupts): An interrupt which is certain to be accepted when its request occurs. These interrupts do not have their interrupt control registers and are not affected by the interrupt disable flag (I).

INTERRUPTS

6.2 Interrupt sources

Table 6.2.2 Interrupt sources and interrupt vector addresses (2)

Interrupt source	Interrupt vector addresses		Remarks	Reference
	High-order address	Low-order address		
Timer A5	FFC1 ₁₆	FFC0 ₁₆	Maskable internal interrupts	7. TIMER A
Timer A6	FFBF ₁₆	FFBE ₁₆		
Timer A7	FFBD ₁₆	FFBC ₁₆		
Timer A8	FFBB ₁₆	FFBA ₁₆		
Timer A9	FFB9 ₁₆	FFB8 ₁₆		
Reserved area	FFB7 ₁₆	FFB6 ₁₆	Do not use.	<hr/>
Reserved area	FFB5 ₁₆	FFB4 ₁₆		

- **Maskable interrupt:** An interrupt of which request's acceptance can be disabled by software.

6.3 Interrupt control

The maskable interrupts are controlled by the following :

- Interrupt request bit
 - Interrupt priority level select bits
 - Processor interrupt priority level (IPL)
 - Interrupt disable flag (I)
- } Assigned to an interrupt control register of each interrupt.
- } Assigned to the processor status register (PS).

Figure 6.3.1 shows the memory assignment of the interrupt control registers, and Figures 6.3.2 shows their structures.

Address	
6E ₁₆	$\overline{\text{INT}}_3$ interrupt control register
6F ₁₆	$\overline{\text{INT}}_4$ interrupt control register
70 ₁₆	A-D conversion interrupt control register
71 ₁₆	UART0 transmit interrupt control register
72 ₁₆	UART0 receive interrupt control register
73 ₁₆	UART1 transmit interrupt control register
74 ₁₆	UART1 receive interrupt control register
75 ₁₆	Timer A0 interrupt control register
76 ₁₆	Timer A1 interrupt control register
77 ₁₆	Timer A2 interrupt control register
78 ₁₆	Timer A3 interrupt control register
79 ₁₆	Timer A4 interrupt control register
7A ₁₆	Timer B0 interrupt control register
7B ₁₆	Timer B1 interrupt control register
7C ₁₆	Timer B2 interrupt control register
≈	≈
F5 ₁₆	Timer A5 interrupt control register
F6 ₁₆	Timer A6 interrupt control register
F7 ₁₆	Timer A7 interrupt control register
F8 ₁₆	Timer A8 interrupt control register
F9 ₁₆	Timer A9 interrupt control register
FD ₁₆	$\overline{\text{INT}}_5$ interrupt control register
FE ₁₆	$\overline{\text{INT}}_6$ interrupt control register
FF ₁₆	$\overline{\text{INT}}_7$ interrupt control register

Fig. 6.3.1 Memory assignment of interrupt control registers

INTERRUPTS

6.3 Interrupt control

$\overline{\text{INT}}_3$ to $\overline{\text{INT}}_7$ interrupt control registers (Addresses 6E_{16} , 6F_{16} , FD_{16} , FE_{16} , FF_{16})

Bit	Bit name	Function	At reset	R/W
0	Interrupt priority level select bits	$b_2 b_1 b_0$ 0 0 0 : Level 0 (Interrupt disabled)	0	RW
1		0 0 1 : Level 1	0	RW
2		0 1 0 : Level 2	0	RW
3		0 1 1 : Level 3	0	RW
4	Interrupt request bit (Note 1)	1 0 0 : Level 4	0	RW
5		1 0 1 : Level 5	0	RW
6		1 1 0 : Level 6	0	RW
7		1 1 1 : Level 7	0	RW
3	Interrupt request bit (Note 1)	0 : No interrupt requested 1 : Interrupt requested	0	RW (Note 2)
4	Polarity select bit	0 : The interrupt request bit is set to "1" at "H" level when level sense is selected; this bit is set to "1" at falling edge when edge sense is selected. 1 : The interrupt request bit is set to "1" at "L" level when level sense is selected; this bit is set to "1" at rising edge when edge sense is selected.	0	RW
5	Level sense/Edge sense select bit	0 : Edge sense 1 : Level sense	0	RW
7, 6	Nothing is assigned.		Undefined	—

Notes 1: The interrupt request bits of $\overline{\text{INT}}_3$ to $\overline{\text{INT}}_7$ interrupts are invalid when the level sense is selected.

2: When writing to this bit, use the **MOVMB (MOVMB)** or **STA (STAB, STAD)** instruction.

A-D conversion, UART0 and 1 transmit, UART0 and 1 receive, timers A0 to A4, timers B0 to B2 interrupt control registers (Addresses 70_{16} to 7C_{16})

Timers A5 to A9 interrupt control registers (Addresses $\text{F}5_{16}$ to $\text{F}9_{16}$)

Bit	Bit name	Function	At reset	R/W
0	Interrupt priority level select bits	$b_2 b_1 b_0$ 0 0 0 : Level 0 (Interrupt disabled)	0	RW
1		0 0 1 : Level 1	0	RW
2		0 1 0 : Level 2	0	RW
3		0 1 1 : Level 3	0	RW
4	Interrupt request bit	1 0 0 : Level 4	0	RW
5		1 0 1 : Level 5	0	RW
6		1 1 0 : Level 6	0	RW
7		1 1 1 : Level 7	0	RW
3	Interrupt request bit	0 : No interrupt requested 1 : Interrupt requested	0 (Note 1)	RW (Note 2)
7 to 4	Nothing is assigned.		Undefined	—

Notes 1: The A-D conversion interrupt request bit is undefined after reset.

2: When writing to this bit, use the **MOVMB (MOVMB)** or **STA (STAB, STAD)** instruction.

Fig. 6.3.2 Structure of interrupt control register

6.3.1 Interrupt disable flag (I)

All maskable interrupts can be disabled by this flag. When this flag is set to “1,” all maskable interrupts are disabled; when this flag is cleared to “0,” those interrupts are enabled. Because this flag is set to “1” at reset, clear this flag to “0” when enabling interrupts.

6.3.2 Interrupt request bit

When an interrupt request occurs, this bit is set to “1.” This bit remains set to “1” until the interrupt request is accepted; it is cleared to “0” when the interrupt request is accepted.

This bit can also be set to “0” or “1” by software.

The $\overline{\text{INT}}_i$ interrupt request bit ($i = 3$ to 7) is ignored when the corresponding $\overline{\text{INT}}_i$ interrupt is used with the level sense.

6.3.3 Interrupt priority level select bits and Processor interrupt priority level (IPL)

The interrupt priority level select bits are used to determine the priority level of each interrupt.

When an interrupt request occurs, its interrupt priority level is compared with the processor interrupt priority level (IPL). The requested interrupt is enabled only when the comparison result meets the following condition.

Accordingly, any interrupt can be disabled by setting its interrupt priority level to 0.

Each interrupt priority level > Processor interrupt priority level (IPL)

Table 6.3.1 lists the setting of interrupt priority levels, and Table 6.3.2 lists the enabled interrupt’s levels according to the IPL contents.

The interrupt disable flag (I), interrupt request bit, interrupt priority level select bits, and processor interrupt priority level (IPL) are independent of one another; they do not affect one another. Interrupt requests are accepted only when all of the following conditions are satisfied.

- Interrupt disable flag (I) = “0”
- Interrupt request bit = “1”
- Interrupt priority level > Processor interrupt priority level (IPL)

INTERRUPTS

6.3 Interrupt control

Table 6.3.1 Setting of interrupt priority level

Interrupt priority level select bits			Interrupt priority level	Priority
b2	b1	b0		
0	0	0	Level 0 (Interrupt disabled)	—
0	0	1	Level 1	Low ↓ High
0	1	0	Level 2	
0	1	1	Level 3	
1	0	0	Level 4	
1	0	1	Level 5	
1	1	0	Level 6	
1	1	1	Level 7	

Table 6.3.2 Enabled interrupt's levels according to IPL contents

IPL ₂	IPL ₁	IPL ₀	Enabled interrupt's level
0	0	0	Level 1 and above are enabled.
0	0	1	Level 2 and above are enabled.
0	1	0	Level 3 and above are enabled.
0	1	1	Level 4 and above are enabled.
1	0	0	Level 5 and above are enabled.
1	0	1	Levels 6 and 7 are enabled.
1	1	0	Only level 7 is enabled.
1	1	1	All maskable interrupts are disabled.

IPL₀: Bit 8 in processor status register (PS)

IPL₁: Bit 9 in processor status register (PS)

IPL₂: Bit 10 in processor status register (PS)

6.4 Interrupt priority level

When the interrupt disable flag (I) = "0" (interrupts enabled) and more than one interrupt request is detected at the same sampling timing, which means a timing to check whether an interrupt request exists or not, they are accepted in descending sequence from the highest priority level.

A maskable interrupt can be set to the desired priority level by using the interrupt priority level select bits. The priority levels of reset and a watchdog timer interrupt are set by hardware. Figure 6.4.1 shows the interrupt priority levels set by hardware.

Note that software interrupts are not affected by the interrupt priority levels. Whenever an instruction is executed, a branch is certainly made to the interrupt routine.




Fig. 6.4.1 Interrupt priority levels set by hardware

INTERRUPTS

6.5 Interrupt priority level detection circuit

6.5 Interrupt priority level detection circuit

The interrupt priority level detection circuit is used to select the interrupt with the highest priority level from multiple interrupt requests sampled at the same timing. Figure 6.5.1 shows the interrupt priority level detection circuit.




Fig. 6.5.1 Interrupt priority level detection circuit

6.5 Interrupt priority level detection circuit

The following explains the operation of the interrupt priority level detection circuit using Figure 6.5.2.

The interrupt priority level of a requested interrupt (Y in Figure 6.5.2) is compared with the resultant priority level which is sent from the preceding comparator (X in Figure 6.5.2); the interrupt with the higher priority level will be sent to the next comparator (Z in Figure 6.5.2). (The initial value of the comparison level is "0.") For an interrupt which is not requested, the comparison is not performed, and the priority level which is sent from the preceding comparator is sent to the next comparator as it is. When the two priority levels are found the same, as a resultant of the comparison, the priority level which is sent from the preceding comparator will be sent to the next comparator. Accordingly, when the same priority level is set to multiple interrupts by software, their interrupt priority levels are handled as follows:

Timer A9 > Timer A8 > Timer A7 > Timer A6 > Timer A5 > $\overline{\text{INT}}_7$ > $\overline{\text{INT}}_6$ > $\overline{\text{INT}}_5$ > $\overline{\text{INT}}_4$ > $\overline{\text{INT}}_3$ > A-D conversion > UART1 transmit > UART1 receive > UART0 transmit > UART0 receive > Timer B2 > Timer B1 > Timer B0 > Timer A4 > Timer A3 > Timer A2 > Timer A1 > Timer A0

Among the multiple interrupt requests sampled at the same timing, one request with the highest priority level is detected by the above comparison.

Then, this highest interrupt priority level is compared with the processor interrupt priority level (IPL). When this interrupt priority level is higher than IPL and the interrupt disable flag (I) is "0," the interrupt request is accepted. An interrupt request which is not accepted here is retained until it is accepted or its interrupt request bit is cleared to "0" by software.

The interrupt priority level is detected when the CPU fetches an op code, which is called the CPU's op-code fetch cycle. However, when an op-code fetch cycle starts during detection of an interrupt priority, a new interrupt priority detection does not start. (See Figure 6.6.2.) Since the state of the interrupt request bit and interrupt priority levels are latched during the interrupt priority detection, even if they change, the interrupt priority detection is performed for the state just before the change occurs.

The interrupt priority level is detected when the CPU fetches an op code. Therefore, in the following case, no interrupt request is accepted until the CPU fetches the op code of the next instruction after the following operation is completed:

- Execution of an instruction which requires many cycles, such as the **MVN** and **MVP** instructions




Fig. 6.5.2 Interrupt priority level detection model

INTERRUPTS

6.6 Interrupt priority level detection time

6.6 Interrupt priority level detection time

When the interrupt priority level detection time has passed after sampling starts, an interrupt request is accepted. The interrupt priority level detection time can be selected by software. (See Figure 6.6.1.) Usually, select “2 cycles of f_{sys} ” as the interrupt priority level detection time.

Figure 6.6.2 shows the interrupt priority level detection time.




Fig. 6.6.1 Structure of processor mode register 0




Fig. 6.6.2 Interrupt priority level detection time

6.7 Sequence from acceptance of interrupt request until execution of interrupt routine

6.7 Sequence from acceptance of interrupt request until execution of interrupt routine

The sequence from acceptance of an interrupt request until execution of the interrupt routine is described below.

When an interrupt request is accepted, the interrupt request bit of the accepted interrupt is cleared to "0." And then, the interrupt processing starts from the cycle just after completion of the instruction execution which was executed at acceptance of the interrupt request. Figure 6.7.1 shows the sequence from occurrence of an interrupt request until execution of the interrupt routine. After execution of an instruction at acceptance of the interrupt request is completed, an INTACK (Interrupt Acknowledge) sequence is executed, and a branch is made to the start address of the interrupt routine allocated in addresses 0_{16} to FFF_{16} .

In the INTACK sequence, the following are automatically performed in ascending sequence from ① to ⑥.

- ① The contents of the program bank register (PG) just before performing the INTACK sequence are pushed onto stack.
- ② The contents of the program counter (PC) just before performing the INTACK sequence are pushed onto stack.
- ③ The contents of the processor status register (PS) just before performing the INTACK sequence is pushed onto stack.
- ④ The interrupt disable flag (I) is set to "1."
- ⑤ The interrupt priority level of the accepted interrupt is set into the processor interrupt priority level (IPL).
- ⑥ The contents of the program bank register (PG) are cleared to " 00_{16} ," and the contents of the interrupt vector address are set into the program counter (PC).

Performing the INTACK sequence requires at least 15 cycles of f_{sys} . Figure 6.7.2 shows the INTACK sequence timing. After the INTACK sequence is completed, the instruction execution starts from the start address of the interrupt routine.




Fig. 6.7.1 Sequence from occurrence of interrupt request until execution of interrupt routine

INTERRUPTS

6.7 Sequence from acceptance of interrupt request until execution of interrupt routine




Fig. 6.7.2 INTACK sequence timing (at minimum)

6.7.1 Change in IPL at acceptance of interrupt request

When an interrupt request is accepted, the processor interrupt priority level (IPL) is replaced with the interrupt priority level of the accepted interrupt. This results in easy control of the processing for multiple interrupts. (Refer to section “6.9 Multiple interrupts.”)

At acceptance of a watchdog timer interrupt request, a zero division request, or address matching detection interrupt request or at reset, a value in Table 6.7.1 is set into the IPL.

Table 6.7.1 Change in IPL at acceptance of interrupt request

Interrupts	Change in IPL
Reset	Level 0 (“000 ₂ ”) is set.
Watchdog timer	Level 7 (“111 ₂ ”) is set.
Zero division	Not changed.
Address matching detection	Not changed.
Other interrupts	Accepted interrupt's priority level is set.

6.7 Sequence from acceptance of interrupt request until execution of interrupt routine

6.7.2 Push operation for registers

The push operation for registers performed in the INTACK sequence depends on whether the contents of the stack pointer (S) at acceptance of an interrupt request are even or odd.

When the contents of the stack pointer (S) are even, the contents of the program counter (PC) and the processor status register (PS) are simultaneously pushed in a unit of 16 bits. When the contents of the stack pointer (S) are odd, each of PC and PS is pushed in a unit of 8 bits. Figure 6.7.3 shows the push operation for registers.

In the INTACK sequence, only the contents of the program bank register (PG), program counter (PC), and processor status register (PS) are pushed onto the stack area. Other necessary registers must be pushed by software at the start of the interrupt routine.

By using the **PSH** instruction, all CPU registers, except the stack pointer (S), can be pushed with 1 instruction.




Fig. 6.7.3 Push operation for registers

INTERRUPTS

6.8 Return from interrupt routine, 6.9 Multiple interrupts

6.8 Return from interrupt routine

When the **RTI** instruction is executed at the end of the interrupt routine, the contents of the program bank register (PG), program counter (PC), and processor status register (PS) which were pushed onto the stack area just before the INTACK sequence are automatically pulled. After this, the control returns to the original routine. And then, the suspended processing, which was in progress before acceptance of the interrupt request, is resumed.

Before the **RTI** instruction is executed, registers which were pushed by software in the interrupt routine must be pulled in the same data length and register length as those in pushing, using the **PUL** instruction, etc.

6.9 Multiple interrupts

Just after a branch is made to an interrupt routine, the following occur:

- Interrupt disable flag (I) = "1" (Interrupts are disabled.)
- Interrupt request bit of accepted interrupt = "0"
- Processor interrupt priority level (IPL) = Interrupt priority level of accepted interrupt

Accordingly, as long as the IPL remains unchanged, an interrupt request, whose priority level is higher than that of the interrupt which is in progress, can be accepted by clearing the interrupt disable flag (I) to "0" in an interrupt routine. In this way, multiple interrupts are processed.

Figure 6.9.1 shows the processing for multiple interrupts.

An interrupt request which has not been accepted because its priority level is lower is retained. When the **RTI** instruction is executed, the interrupt priority level of the routine which was in progress just before acceptance of an interrupt request is pulled into the IPL. Therefore, if the following relationship is satisfied when interrupt priority level detection is performed next, the retained interrupt request will be accepted.

Retained interrupt request's priority level > Processor interrupt priority level (IPL)

Note: When any of the following interrupt requests is generated while an interrupt routine is in progress, this interrupt request is accepted at once: zero division, watchdog timer, and address matching detection.




Fig. 6.9.1 Processing for multiple interrupts

INTERRUPTS

6.10 External interrupts

6.10 External interrupts

The external interrupts consist of $\overline{\text{INT}}_i$ interrupts.

6.10.1 $\overline{\text{INT}}_i$ interrupt

An $\overline{\text{INT}}_i$ ($i = 3$ to 7) interrupt request occurs by an input signal to pin $\overline{\text{INT}}_i$. Table 6.10.1 lists the occurrence factor of the $\overline{\text{INT}}_i$ interrupt request.

The allocation of pin $\overline{\text{INT}}_3$ can be changed by the pin $\overline{\text{INT}}_3/\text{RTP}_{\text{TRG0}}$ select bit. (See Figure 6.10.1.)

When using any of pins $\text{P7}_4(\text{P2}_7)/\overline{\text{INT}}_3$, $\text{P5}_5/\overline{\text{INT}}_5$, $\text{P5}_6/\overline{\text{INT}}_6$, $\text{P5}_7/\overline{\text{INT}}_7$ as an input pin of the external interrupt, be sure to clear the port direction register's bit corresponding to the above pin. (See Figure 6.10.3.)

When using pin $\text{P6OUT}_{\text{CUT}}/\overline{\text{INT}}_4$ as an input pin of an external interrupt (pin $\overline{\text{INT}}_4$), be sure to use port pins P6_0 to P6_5 in the input mode. (Refer to section “5.2.3 Pin $\text{P6OUT}_{\text{CUT}}/\overline{\text{INT}}_4$.”)

The signal input to pin $\overline{\text{INT}}_i$ requires “H” or “L” level width of 250 ns or more, independent of $f(\text{X}_{\text{IN}})$.

By reading out the $\overline{\text{INT}}_i$ read bit (See Figure 6.10.2.), the state of pin $\overline{\text{INT}}_i$ can be read out.

Note: Selection of the interrupt occurrence factor requires the following conditions:

- when an input signal's falling edge or “L” level is selected, be sure that “L” level width ≥ 250 ns.
- when an input signal's rising edge or “H” level is selected, be sure that “H” level width ≥ 250 ns.

Table 6.10.1 Occurrence factor of $\overline{\text{INT}}_i$ interrupt request

	Level sense/Edge sense select bit (bit 5 at addresses 6E ₁₆ , 6F ₁₆ , FD ₁₆ to FF ₁₆)	Polarity select bit (bit 4 at addresses 6E ₁₆ , 6F ₁₆ , FD ₁₆ to FF ₁₆)	Occurrence factor of interrupt request (An interrupt request occurs when the input signal of pin $\overline{\text{INT}}_i$ is as follows.)
$\overline{\text{INT}}_3$ to $\overline{\text{INT}}_7$	0	0	Falling edge (Edge sense)
	0	1	Rising edge (Edge sense)
	1	0	“H” level (Level sense)
	1	1	“L” level (Level sense)

The $\overline{\text{INT}}_i$ interrupt request occurs by detecting the state of pin $\overline{\text{INT}}_i$ all the time. Therefore, when the user does not use an $\overline{\text{INT}}_i$ interrupt, be sure to set the $\overline{\text{INT}}_i$ interrupt's priority level to 0.




Fig. 6.10.1 Structure of port P2 pin function control register




Fig. 6.10.2 Structure of external interrupt input read register

INTERRUPTS

6.10 External interrupts




Fig. 6.10.3 Relationship between port P2/P5/P7 direction register and external interrupt's input pins

6.10.2 Functions of $\overline{\text{INT}}_i$ interrupt request bit

Figure 6.10.4 shows an $\overline{\text{INT}}_i$ interrupt request.

(1) Functions when edge sense is selected

In this case, the interrupt request bit has the same function as that of an internal interrupt. That is, when an interrupt request occurs, the interrupt request bit is set to “1” and retains this state until the interrupt request is accepted. When this bit is cleared to “0” by software, the interrupt request is cancelled; when this bit is set to “1” by software, the interrupt request can occur.

(2) Functions when level sense is selected

In this case, the interrupt request bit is ignored.

$\overline{\text{INT}}_i$ interrupt requests continuously occur while the level at pin $\overline{\text{INT}}_i$ is the valid level*¹; when the level at pin $\overline{\text{INT}}_i$ changes from the valid level to the invalid level*² before the corresponding $\overline{\text{INT}}_i$ interrupt request is accepted, this interrupt request is not retained. (See Figure 6.10.5.)

Valid level*¹: This means the level selected by the polarity select bit (bit 4 at addresses 6E₁₆, 6F₁₆, FD₁₆ to FF₁₆)

Invalid level*²: This means the reversed level of “valid level”




Fig. 6.10.4 $\overline{\text{INT}}_i$ Interrupt request




Fig. 6.10.5 Occurrence of $\overline{\text{INT}}_i$ interrupt request when level sense is selected

INTERRUPTS

6.10 External interrupts

6.10.3 Switching of $\overline{\text{INT}}_i$ to interrupt request occurrence factor

When the $\overline{\text{INT}}_i$ interrupt request occurrence factor is switched in one of the following ways, there is a possibility that the corresponding interrupt request bit is set to "1":

- Switching the factor from the level sense to the edge sense
- Switching the polarity

Therefore, after this switching, make sure to clear the corresponding interrupt request bit to "0." Figure 6.10.6 shows an example of the switching procedure for the $\overline{\text{INT}}_i$ interrupt request's occurrence factor.




Fig. 6.10.6 Example of switching procedure for $\overline{\text{INT}}_i$ interrupt request's occurrence factor

[Precautions for interrupts]

1. In order to change the interrupt priority level select bits (bits 0 to 2 at addresses 6E₁₆ to 7C₁₆, F5₁₆ to F9₁₆, FD₁₆ to FF₁₆), 2 to 7 cycles of f_{sys} are required after execution of a write instruction until change of the interrupt priority level. Therefore, when the interrupt priority level of a certain interrupt source is repeatedly changed in a very short time, which consists of a few instructions, it is necessary to reserve the time required for the change by software. Figure 6.10.7 shows a program example to reserve the time required for the change. Note that the time required for the change depends on the contents of the interrupt priority detection time select bits (bits 4 and 5 at address 5E₁₆). Table 6.10.2 lists the correspondence between the number of instructions inserted in Figure 6.10.7 and the interrupt priority detection time select bits.

```

:
MOVMB 00XXH, #0XH ; Write instruction for the interrupt priority level select bits
NOP                ; Inserted NOP instruction (Note)
NOP                ;
NOP                ;
MOVMB 00XXH, #0XH ; Write instruction for the interrupt priority level select bits
:

```

Note: Except a write instruction for address XX₁₆, any instruction which has the same cycles as the **NOP** instruction can also be inserted, instead of the **NOP** instruction.
For the number of inserted **NOP** instructions, see Table 6.10.2.

XX: any of 6E to 7F, F1, F2, F5 to F9, and FD to FF

Fig. 6.10.7 Program example to reserve time required for change of interrupt priority level

Table 6.10.2 Correspondence between number of instructions to be inserted in Figure 6.10.7 and interrupt priority detection time select bits

Interrupt priority detection time select bits (Note)		Interrupt priority level detection time	Number of inserted NOP instructions
b5	b4		
0	0	7 cycles of f_{sys}	7 or more
0	1	4 cycles of f_{sys}	4 or more
1	0	2 cycles of f_{sys}	2 or more
1	1	Do not select.	

Note: We recommend [b5 = "1", b4 = "0"].

2. When allocating pin \overline{INT}_3 to pin P7₄, be sure that the D-A₁ output enable bit (bit 2 at address 96₁₆) = 0 (output disabled).
3. When using pin $\overline{P6OUT}_{cur}/\overline{INT}_4$ as an input pin of an external interrupt (pin \overline{INT}_4), be sure to use port pins P6₀ to P6₅ in the input mode. (Refer to section "5.2.3 Pin $\overline{P6OUT}_{cur}/\overline{INT}_4$.)"

INTERRUPTS

[Precautions for interrupts]

MEMORANDUM

CHAPTER 7

TIMER A

7.1 Overview

7.2 Block description

7.3 Timer mode

[Precautions for timer mode]

7.4 Event counter mode

[Precautions for event counter mode]

7.5 One-shot pulse mode

[Precautions for one-shot pulse mode]

7.6 Pulse width modulation (PWM) mode

[Precautions for pulse width modulation (PWM) mode]

TIMER A

7.1 Overview

7.1 Overview

Timer A consists of ten counters, Timers A0 to A9, each equipped with a 16-bit reload function. Timers A0 to A9 operate independently of one other.

Each timer is equipped with the different operating mode; therefore, in this chapter, timers are referred to as follows:

- Timers A0 to A9; timer Ai (i = 0 to 9)
- Timer Aj, equipped with the I/O function; timer Aj (j = 0 to 2, 4, 9)
- Timer Ak, not equipped with the I/O function; timer Ak (k = 3, 5 to 8)

Timer Aj (j = 0 to 2, 4, 9) has four operating modes listed below. Except for the event counter mode, timer Aj has the same functions.

Timer Ak (k = 3, 5 to 8) is equipped with the timer mode only.

Table 7.1.1 lists the functions of timer Ai (i = 0 to 9).

(1) Timer mode : timer Ai (i = 0 to 9)

In this mode, the timer counts an internally generated count source. For timer Aj (j = 0 to 2, 4, 9), following functions can be used in this mode:

- Gate function
- Pulse output function

(2) Event counter mode : timer Aj (j = 0 to 2, 4, 9)

In this mode, the timer counts an external signal. Following functions can be used in this mode:

- Pulse output function
- Two-phase pulse signal processing function (Timers A2, A4, and A9)

(3) One-shot pulse mode : timer Aj (j = 0 to 2, 4, 9)

In this mode, the timer outputs a pulse which has an arbitrary width once.

(4) Pulse width modulation (PWM) mode : timer Aj (j = 0 to 2, 4, 9)

In this mode, the timer outputs pulses which have an arbitrary width in succession. In this mode, the timer serves as one of the following pulse width modulators:

- 16-bit pulse width modulator
- 8-bit pulse width modulator

Table 7.1.1 Functions of timer Ai (i = 0 to 9)

Functions of timers		Timer Ai (i = 0 to 9)									
		Timer Aj (j = 0 to 2, 4, 9)					Timer Ak (k = 3, 5 to 8)				
		TA0	TA1	TA2	TA4	TA9	TA3	TA5	TA6	TA7	TA8
Timer mode	Timer	✓			✓					✓	
	Gate function	✓			✓					—	
	Pulse output function	✓			✓					—	
Event counter mode	Pulse output function	✓			✓					—	
	Two-phase pulse signal processing function	—			✓	(Note)				—	
One-shot pulse mode		✓			✓					—	
Pulse width modulation (PWM) mode		✓			✓					—	

Note: Normal processing for TA2; and quadruple processing for TA4, TA9

TIMER A

7.2 Block description

7.2 Block description

Figure 7.2.1 shows the block diagram of timer A_j ($j = 0$ to $2, 4, 9$). Figure 7.2.2 shows the block diagram of timer A_k ($k = 3, 5$ to 8). Explanation of registers relevant to timer A is described below.




Fig. 7.2.1 Block diagram of timer A_j ($j = 0$ to $2, 4, 9$)




Fig. 7.2.2 Block diagram of timer A_k ($k = 3, 5$ to 8)

7.2.1 Counter and Reload register (timer Ai register)

Each of timer Ai counter and reload register consists of 16 bits.

Countdown in the counter is performed each time the count source is input. In the event counter mode, it can also function as an up-counter.

The reload register is used to store the initial value of the counter. When a counter underflow or overflow occurs, the reload register's contents are reloaded into the counter.

A value is set to the counter and reload register by writing the value to the timer Ai register. Table 7.2.1 lists the memory assignment of the timer Ai register.

The value written into the timer Ai register while counting is not in progress is set to the counter and reload register. The value written into the timer Ai register while counting is in progress is set only to the reload register. In this case, the reload register's updated contents are transferred to the counter at the next reload time. The value obtained when reading out the timer Ai register varies according to the operating mode. Table 7.2.2 lists reading from and writing to the timer Ai register.

Table 7.2.1 Memory assignment of timer Ai register

Timer Ai register	High-order byte	Low-order byte
Timer A0 register	Address 47 ₁₆	Address 46 ₁₆
Timer A1 register	Address 49 ₁₆	Address 48 ₁₆
Timer A2 register	Address 4B ₁₆	Address 4A ₁₆
Timer A3 register	Address 4D ₁₆	Address 4C ₁₆
Timer A4 register	Address 4F ₁₆	Address 4E ₁₆
Timer A5 register	Address C7 ₁₆	Address C6 ₁₆
Timer A6 register	Address C9 ₁₆	Address C8 ₁₆
Timer A7 register	Address CB ₁₆	Address CA ₁₆
Timer A8 register	Address CD ₁₆	Address CC ₁₆
Timer A9 register	Address CF ₁₆	Address CE ₁₆

Note: At reset, the contents of the timer Ai register are undefined.

Table 7.2.2 Reading from and writing to timer Ai register

Operating mode	Read	Write
Timer mode	Counter value is read out. (Note 1)	<While counting> Written only to reload register.
Event counter mode		<While not counting> Written to both of the counter and reload register.
One-shot pulse mode	Undefined value is read out.	
Pulse width modulation (PWM) mode		

Notes 1: Also refer to sections “[Precautions for timer mode]” and “[Precautions for event counter mode].”

2: When reading from and writing to the timer Ai register, perform it in a unit of 16 bits.

3: Each of timers A3 and A5 to A8 is equipped with the timer mode only.

TIMER A

7.2 Block description

7.2.2 Timer A clock division select register

In the timer mode, one-shot pulse mode, and pulse width modulation (PWM) mode, the count source select bits (bits 6 and 7 at addresses 56₁₆ to 5A₁₆, D6₁₆ to DA₁₆), and timer A clock division select bits (bits 0 and 1 at address 45₁₆) select the count source. Figure 7.2.3 shows the structure of the timer A clock division select register. Table 7.2.3 lists the count source (in the timer mode, one-shot pulse mode, and pulse width modulation (PWM) mode).

Each of timers A3 and A5 to A8 is equipped with the timer mode only.




Fig. 7.2.3 Structure of timer A clock division select register

Table 7.2.3 Count source (in timer mode, one-shot pulse mode, and pulse width modulation (PWM) mode)

Count source select bits (bits 6 and 7 at addresses 56 ₁₆ to 5A ₁₆ , D6 ₁₆ to DA ₁₆)	Timer A clock division select bits (bits 0 and 1 at address 45 ₁₆)			
	00	01	10	11
00	f ₂	f ₁	f ₁	Do not select.
01	f ₁₆	f ₁₆	f ₆₄	
10	f ₆₄	f ₆₄	f ₅₁₂	
11	f ₅₁₂	f ₄₀₉₆	f ₄₀₉₆	

7.2.3 Count start register

This register is used to start and stop counting. One bit of this register corresponds to one timer. (This is the one-to-one relationship.) Figure 7.2.4 shows the structures of the count start registers 0 and 1.




Fig. 7.2.4 Structures of count start registers 0 and 1

TIMER A

7.2 Block description

7.2.4 Timer Ai mode register

Figure 7.2.5 shows the structure of the timer Ai mode register. The operating mode select bits are used to select the operating mode of timer Ai. Bits 2 to 7 have different functions according to the operating mode. These bits are described in the paragraph of each operating mode.

Timer Ai mode register (i = 0 to 4) (Addresses 56 ₁₆ to 5A ₁₆) (i = 5 to 9) (Addresses D6 ₁₆ to DA ₁₆)		<div><div>b7b6b5b4b3b2b1b0</div><div><div></div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div>							
Bit	Bit name	Function	At reset	R/W					
0	Operating mode select bits (Note)	b1 b0 0 0 : Timer mode 0 1 : Event counter mode 1 0 : One-shot pulse mode 1 1 : Pulse width modulation (PWM) mode	0	RW					
1			0	RW					
2	These bits have different functions according to the operating mode.		0	RW					
3			0	RW					
4			0	RW					
5			0	RW					
6			0	RW					
7			0	RW					
Note: In timers A3 and A5 to A8, fix these bits to “00 ₂ .” Do not select “01 ₂ ,” “10 ₂ ,” and “11 ₂ .”									

Fig. 7.2.5 Structure of timer Ai mode register

7.2.5 Timer Ai interrupt control register

Figure 7.2.6 shows the structure of the timer Ai interrupt control register. For details about interrupts, refer to “CHAPTER 6. INTERRUPTS.”

Timer Ai interrupt control register (i = 0 to 4) (Addresses 75 ₁₆ to 79 ₁₆) (i = 5 to 9) (Addresses F5 ₁₆ to F9 ₁₆)					b7	b6	b5	b4	b3	b2	b1	b0
Bit	Bit name	Function	At reset	R/W								
0	Interrupt priority level select bits	b2 b1 b0 0 0 0 : Level 0 (Interrupt disabled)	0	RW								
1		0 0 1 : Level 1 0 1 0 : Level 2 0 1 1 : Level 3	0	RW								
2		1 0 0 : Level 4 1 0 1 : Level 5 1 1 0 : Level 6 1 1 1 : Level 7	0	RW								
3	Interrupt request bit	0 : No interrupt requested 1 : Interrupt requested	0	RW (Note)								
7 to 4	Nothing is assigned.		Undefined	—								

Note: When writing to this bit, use the **MOVM (MOVMB)** instruction or **STA (STAB, STAD)** instruction.

Fig. 7.2.6 Structure of timer Ai interrupt control register

(1) Interrupt priority level select bits (bits 2 to 0)

These bits are used to select a timer Ai interrupt's priority level. When using timer Ai interrupts, select the priority level from levels 1 through 7. When a timer Ai interrupt request occurs, its priority level is compared with the processor interrupt priority level (IPL), so that the requested interrupt is enabled only when its priority level is higher than the IPL. (However, this applies when the interrupt disable flag (I) = “0.”) To disable timer Ai interrupts, set these bits to “000₂” (level 0).

(2) Interrupt request bit (bit 3)

This bit is set to “1” when a timer Ai interrupt request occurs. This bit is automatically cleared to “0” when the timer Ai interrupt request is accepted. This bit can be set to “1” or cleared to “0” by software.

TIMER A

7.2 Block description

7.2.6 Port P2 and port P6 direction registers

The I/O pins of timers A0 to A2 are multiplexed with port P6 pins, and the I/O pins of timers A4 and A9 are multiplexed with port P2 pins. When using these pins as timer A_j (j = 0 to 2, 4, 9)'s input pins, clear the corresponding bits of the port P6 and port P2 direction registers to "0" in order to set these port pins for the input mode. When used as timer A_j's output pins, these pins are forcibly set to the output pins of timer A_j regardless of the direction registers' contents. Figure 7.2.7 shows the relationship between the port P6 and port P2 direction registers and the timer A_j's I/O pins.

Note that each bit of the port P6 direction register becomes "0" by an input of a falling edge to pin $\overline{\text{P6OUT}}_{\text{CUT}}$. (Refer to section "5.2.3 Pin $\overline{\text{P6OUT}}_{\text{CUT}}/\text{INT}_4$.") When switching the output pins of timers A0 to A2 to the port output pins, the following procedure is required.

- ① Return the input level at pin $\overline{\text{P6OUT}}_{\text{CUT}}$ to "H."
- ② Write data to the port P6 register's bit corresponding to the port P6 pin, where data is to be output.
- ③ Set "1" to the port P6 direction register's bit corresponding to the above P6 register's bit; therefore, this bit enters the output mode.

When the input level at pin $\overline{\text{P6OUT}}_{\text{CUT}} = \text{"L,"}$ no bit of the port P6 direction register can be set to "1."




Fig. 7.2.7 Relationship between port P6 and port P2 direction registers and timer A_j's I/O pins

7.3 Timer mode

In this mode, the timer counts an internally generated count source. Table 7.3.1 lists the specifications of the timer mode. Figure 7.3.1 shows the structures of the timer Ai register and timer Ai mode register in the timer mode.

Table 7.3.1 Specifications of timer mode

Item	Specifications
Count source f_i	$f_1, f_2, f_{16}, f_{64}, f_{512}, \text{ or } f_{4096}$
Count operation	<ul style="list-style-type: none"> Countdown When a counter underflow occurs, reload register's contents are reloaded, and counting continues.
Division ratio	$\frac{1}{(n + 1)}$ n : Timer Ai register setting value
Count start condition	When count start bit is set to "1."
Count stop condition	When count start bit is cleared to "0."
Interrupt request occurrence timing	When a counter underflow occurs.
TA _{JIN} pin function	Programmable I/O port pin or gate input pin
TA _{JOUT} pin function	Programmable I/O port pin or pulse output pin
Read from timer Ai register	Counter value can be read out.
Write to timer Ai register	<ul style="list-style-type: none"> While counting is stopped When a value is written to the timer Ai register, it is written to both reload register and counter. While counting is in progress When a value is written to the timer Ai register, it is written to only reload register. (Transferred to the counter at the next reload timing.)


Note: Only timer Aj ($j = 0 \text{ to } 2, 4, 9$) is equipped with the I/O pins.

TIMER A

7.3 Timer mode


Timer A0 register (Addresses 47₁₆, 46₁₆)
 Timer A1 register (Addresses 49₁₆, 48₁₆)
 Timer A2 register (Addresses 4B₁₆, 4A₁₆)
 Timer A3 register (Addresses 4D₁₆, 4C₁₆)
 Timer A4 register (Addresses 4F₁₆, 4E₁₆)

Timer A5 register (Addresses C7₁₆, C6₁₆)
 Timer A6 register (Addresses C9₁₆, C8₁₆)
 Timer A7 register (Addresses CB₁₆, CA₁₆)
 Timer A8 register (Addresses CD₁₆, CC₁₆)
 Timer A9 register (Addresses CF₁₆, CE₁₆)




Bit	Function	At reset	R/W
15 to 0	Any value in the range from "0000 ₁₆ " to "FFFF ₁₆ " can be set. Assuming that the set value = n, the counter divides the count source frequency by (n + 1). When reading, the register indicates the counter value.	Undefined	RW

Timer Aj mode register (j = 0 to 2, 4, 9) (Addresses 56₁₆ to 58₁₆, 5A₁₆, DA₁₆)



Bit	Bit name	Function	At reset	R/W
0	Operating mode select bits	b1 b0 0 0 : Timer mode	0	RW
1			0	RW
2	Pulse output function select bit	0 : No pulse output (TA _{JOUT} pin functions as a programmable I/O port pin.) 1 : Pulse output (TA _{JOUT} pin functions as a pulse output pin.)	0	RW
3	Gate function select bits	b4 b3 0 0 : } No gate function 0 1 : } (TA _{JIN} pin functions as a programmable I/O port pin.) 1 0 : Gate function (Counter is active only while TA _{JIN} pin's input signal is at "L" level.) 1 1 : Gate function (Counter is active only while TA _{JIN} pin's input signal is at "H" level.)	0	RW
4			0	RW
5			0	RW
6	Count source select bits	See Table 7.2.3.	0	RW
7			0	RW

Timer Ak mode register (k = 3, 5 to 8) (Addresses 59₁₆, D6₁₆ to D9₁₆)



Bit	Bit name	Function	At reset	R/W
0	Operating mode select bits	b1 b0 0 0 : Timer mode	0	RW
1			0	RW
5 to 2	Fix these bits to "0000" in timer mode.		0	RW
6	Count source select bits	See Table 7.2.3.	0	RW
7			0	RW

Fig. 7.3.1 Structures of timer Ai register and timer Ai mode register in timer mode

7.3.1 Setting for timer mode

Figure 7.3.2 shows an initial setting example for registers related to the timer mode.

Note that when using interrupts, set up to enable the interrupts. For details, refer to section “CHAPTER 6. INTERRUPTS.”




Fig. 7.3.2 Initial setting example for registers relevant to timer mode

TIMER A

7.3 Timer mode

7.3.2 Operation in timer mode

- ① When the count start bit is set to "1," the counter starts counting of the count source.
- ② When a counter underflow occurs, the reload register's contents are reloaded, and counting continues.
- ③ The timer Ai interrupt request bit is set to "1" at the underflow in ②. The interrupt request bit remains set to "1" until the interrupt request is accepted or until the interrupt request bit is cleared to "0" by software.

Figure 7.3.3 shows an example of operation in the timer mode.




Fig. 7.3.3 Example of operation in timer mode (without pulse output and gate functions)

7.3.3 Select function

In timer Aj ($j = 0$ to 2, 4, 9), the gate function or pulse output function can be selected. The following describes the gate and pulse output functions.

(1) Gate function

The gate function is selected by setting the gate function select bits (bits 4 and 3 at addresses 56₁₆ to 58₁₆, 5A₁₆, DA₁₆) to “10₂” or “11₂.” The gate function makes it possible to start or stop counting depending on the TAJ_{IN} pin’s input signal. Table 7.3.2 lists the count valid levels.

Figure 7.3.4 shows an example of operation with the gate function selected.

When selecting the gate function, set the port P2 and port P6 direction registers’ bits which correspond to the TAJ_{IN} pins for the input mode. Additionally, make sure that the TAJ_{IN} pin’s input signal has a pulse width equal to or more than two cycles of the count source.

Table 7.3.2 Count valid levels

Gate function select bits		Count valid level (Duration while counter counts)
b4	b3	
1	0	While TAJ _{IN} pin’s input signal level is at “L” level
1	1	While TAJ _{IN} pin’s input signal level is at “H” level

Note: The counter does not count while the TAJ_{IN} pin’s input signal is not at the count valid level.




Fig. 7.3.4 Example of operation with gate function selected

TIMER A

7.3 Timer mode

(2) Pulse output function

The pulse output function is selected by setting the pulse output function select bit (bit 2 at addresses 56₁₆ to 58₁₆, 5A₁₆, DA₁₆) to "1." When this function is selected, the TAJ_{OUT} pin is forcibly set for the pulse output pin regardless of the corresponding bits of the port P2 and port P6 direction registers. The TAJ_{OUT} pin outputs a pulse of which polarity is inverted each time a counter underflow occurs. When the count start bit (addresses 40₁₆, 41₁₆) is "0" (count stopped), the TAJ_{OUT} pin outputs "L" level. Figure 7.3.5 shows an example of operation with the pulse output function selected.




Fig. 7.3.5 Example of operation with pulse output function selected

[Precautions for timer mode]

1. Each of timers A3, A5 to A8 is not equipped with the gate function and pulse output function.
2. By reading the timer Ai register, the counter value can be read out at arbitrary timing. However, if the timer Ai register is read at the reload timing shown in Figure 7.3.6, the value “FFFF₁₆” is read out. If reading is performed in the period from when a value is set into the timer Ai register with the counter stopped until the counter starts counting, the set value is correctly read out.




Fig. 7.3.6 Reading timer Ai register

TIMER A

7.4 Event counter mode

7.4 Event counter mode

Timer Aj (j = 0 to 2, 4, 9) is equipped with the event counter mode. In this mode, the timer counts an external signal.

Tables 7.4.1 and 7.4.2 list the specifications of the event counter mode. Figure 7.4.1 shows the structures of the timer Aj register and timer Aj mode register in the event counter mode.

Each of timers A3, A5 to A8 is not equipped with this mode.

Table 7.4.1 Specifications of event counter mode (when not using two-phase pulse signal processing function)

Item	Specifications
Count source	<ul style="list-style-type: none">● External signal input to the TAJ_{IN} pin● The count source's valid edge can be selected from the falling edge and the rising edge by software.
Count operation	<ul style="list-style-type: none">● Countup or countdown can be switched by external signal or software.● When a counter overflow or underflow occurs, reload register's contents are reloaded, and counting continues.
Division ratio	<ul style="list-style-type: none">● For countdown $\frac{1}{(n + 1)}$● For countup $\frac{1}{(FFFF_{16} - n + 1)}$ <p>n: Timer Aj register's set value</p>
Count start condition	When the count start bit is set to "1."
Count stop condition	When the count start bit is cleared to "0."
Interrupt request occurrence timing	When a counter overflow or underflow occurs.
TAJ _{IN} pin's function	Count source input
TAJ _{OUT} pin's function	Programmable I/O port pin, pulse output pin, or countup/countdown switch signal input pin
Read from timer Aj register	Counter value can be read out.
Write to timer Aj register	<ul style="list-style-type: none">● While counting is stopped When a value is written to timer Aj register, it is written to both of the reload register and counter.● While counting is in progress When a value is written to timer Aj register, it is written only to the reload register. (Transferred to the counter at the next reload timing.)

Table 7.4.2 Specifications of event counter mode (when using two-phase pulse signal processing function in timers A2, A4, and A9)

Item	Specifications
Count source	External signal (two-phase pulse) input to the following pins: <ul style="list-style-type: none"> • TA2_{IN}, TA2_{OUT} • TA4_{IN}, TA4_{OUT} • TA9_{IN}, TA9_{OUT}
Count operation	<ul style="list-style-type: none"> ● Countup or countdown can be switched by external signal (two-phase pulse). ● When a counter overflow or underflow occurs, reload register's contents are reloaded, and counting continues.
Division ratio	<ul style="list-style-type: none"> ● For countdown $\frac{1}{(n + 1)}$ ● For countup $\frac{1}{(FFFF_{16} - n + 1)}$ n: Timer A2/A4/A9 register's set value
Count start condition	When the count start bit is set to "1."
Count stop condition	When the count start bit is cleared to "0."
Interrupt request occurrence timing	When a counter overflow or underflow occurs.
Function of the following pins: <ul style="list-style-type: none"> • TA2_{IN}, TA2_{OUT} • TA4_{IN}, TA4_{OUT} • TA9_{IN}, TA9_{OUT} 	Two-phase pulse input
Read from timer A2/A4/A9 register	Counter value can be read out by reading timer A2/A4/A9 register.
Write to timer A2/A4/A9 register	<ul style="list-style-type: none"> ● While counting is stopped When a value is written to timer A2/A4/A9 register, it is written to both of the reload register and counter. ● While counting is in progress When a value is written to timer A2/A4/A9 register, it is written only to the reload register. (Transferred to the counter at the next reload timing.)

TIMER A

7.4 Event counter mode


Timer A0 register (Addresses 47₁₆, 46₁₆)

Timer A1 register (Addresses 49₁₆, 48₁₆)

Timer A2 register (Addresses 4B₁₆, 4A₁₆)

Timer A4 register (Addresses 4F₁₆, 4E₁₆)


Timer A9 register (Addresses CF₁₆, CE₁₆)



Bit	Function	At reset	R/W
15 to 0	Any value in the range from "0000 ₁₆ " to "FFFF ₁₆ " can be set. Assuming that the set value = n, the counter divides the count source frequency by (n + 1) during countdown, or by (FFFF ₁₆ – n + 1) during countup. When reading, the register indicates the counter value.	Undefined	RW

Note: Reading from or writing to this register must be performed in a unit of 16 bits.

Timer Aj mode register (j = 0 to 2, 4, 9) (Addresses 56₁₆ to 58₁₆, 5A₁₆, DA₁₆)



Bit	Bit name	Function	At reset	R/W
0	Operating mode select bits	b1 b0 0 1 : Event counter mode	0	RW
1			0	RW
2	Pulse output function select bit	0 : No pulse output (TAj _{OUT} pin functions as a programmable I/O port pin.) 1 : Pulse output (TAj _{OUT} pin functions as a pulse output pin.)	0	RW
3	Count polarity select bit	0 : Counts at falling edge of external signal 1 : Counts at rising edge of external signal	0	RW
4	Up-down switching factor select bit	0 : Contents of up-down register 1 : Input signal to TAj _{OUT} pin	0	RW
5	Fix this bit to "0" in event counter mode.		0	RW
6	These bits are invalid in event counter mode.		0	RW
7			0	RW

X : It may be either "0" or "1."

Fig. 7.4.1 Structures of timer Aj register and timer Aj mode register in event counter mode

7.4.1 Setting for event counter mode

Figures 7.4.2 and 7.4.3 show an initial setting example for registers related to the event counter mode. Note that when using interrupts, set up to enable the interrupts. For details, refer to “CHAPTER 6. INTERRUPTS.”




Fig. 7.4.2 Initial setting example for registers related to event counter mode (1)

TIMER A

7.4 Event counter mode




Fig. 7.4.3 Initial setting example for registers relevant to event counter mode (2)

7.4.2 Operation in event counter mode

- ① When the count start bit is set to "1," the counter starts counting of the count source's valid edge.
- ② When a counter underflow or overflow occurs, the reload register's contents are reloaded, and counting continues.
- ③ The timer Aj interrupt request bit is set to "1" at the underflow or overflow in ②.
The interrupt request bit remains set to "1" until the interrupt request is accepted or until the interrupt request bit is cleared to "0" by software.

Figure 7.4.4 shows an example of operation in the event counter mode.




Fig. 7.4.4 Example of operation in event counter mode (without pulse output and two-phase pulse signal processing functions)

TIMER A

7.4 Event counter mode

7.4.3 Switching between countup and countdown

Figure 7.4.5 shows structures of the up-down registers 0 and 1.

The up-down register or the input signal from the TAJ_{OUT} pin is used to switch countup from and to countdown. This switching is performed by the up-down bit when the up-down switching factor select bit (bit 4 at addresses 56₁₆ to 58₁₆, 5A₁₆, DA₁₆) is “0,” and by the input signal from the TAJ_{OUT} pin when the up-down switching factor select bit is “1.”

When the switching between countup and countdown is set while counting is in progress, this switching is actually performed when the count source's next valid edge is input.

(1) Switching by up-down bit

Countdown is performed when the up-down bit is “0,” and countup is performed when the up-down bit is “1.” Figure 7.4.5 shows the structures of the up-down registers 0 and 1.

(2) Switching by TAJ_{OUT} pin's input signal

Countdown is performed when the TAJ_{OUT} pin's input signal is at “L” level, and countup is performed when the TAJ_{OUT} pin's input signal is at “H” level.

When using the TAJ_{OUT} pin's input signal to switch countup from and to countdown, set the port P2 and port P6 direction registers' bits which correspond to the TAJ_{OUT} pin for the input mode.

Up-down register 0 (Address 44₁₆)

b7	b6	b5	b4	b3	b2	b1	b0
	0			0			

Bit	Bit name	Function	At reset	R/W
0	Timer A0 up-down bit	0 : Countdown 1 : Countup	0	RW
1	Timer A1 up-down bit	This function is valid when the contents of the up-down register is selected as the up-down switching factor.	0	RW
2	Timer A2 up-down bit		0	RW
3			Fix this bit to “0.”	0
4	Timer A4 up-down bit	0 : Countdown 1 : Countup This function is valid when the contents of the up-down register is selected as the up-down switching factor.	0	RW
5	Timer A2 two-phase pulse signal processing select bit	0 : Two-phase pulse signal processing function disabled 1 : Two-phase pulse signal processing function enabled When not using the two-phase pulse signal processing function, clear the bit to “0.” The value is “0” at reading.	0	WO (Note)
6	Fix this bit to “0.”		0	WO (Note)
7	Timer A4 two-phase pulse signal processing select bit	0 : Two-phase pulse signal processing function disabled 1 : Two-phase pulse signal processing function enabled When not using the two-phase pulse signal processing function, clear the bit to “0.” The value is “0” at reading.	0	WO (Note)

Note: Use the **MOVM (MOVMB)** or **STA(STAB, STAD)** instruction for writing to bits 5 to 7.

Up-down register 1 (Address C4₁₆)

b7	b6	b5	b4	b3	b2	b1	b0
	0	0		0	0	0	0

Bit	Bit name	Function	At reset	R/W
3 to 0	Fix these bits to "0000."		0	RW
4	Timer A9 up-down bit	0 : Countdown 1 : Countup This function is valid when the contents of the up-down register is selected as the up-down switching factor.	0	RW
6, 5	Fix these bits to "00."		0	WO (Note)
7	Timer A9 two-phase pulse signal processing select bit	0 : Two-phase pulse signal processing function disabled 1 : Two-phase pulse signal processing function enabled When not using the two-phase pulse signal processing function, clear the bit to "0." The value is "0" at reading.	0	WO (Note)

Note: Use the **MOVM(MOVMB)** or **STA(STAB, STAD)** instruction for writing to bits 5 to 7.

Fig. 7.4.5 Structures of up-down registers 0 and 1

TIMER A

7.4 Event counter mode

7.4.4 Selectable functions

The following describes the selectable pulse output, and two-phase pulse signal processing functions.

(1) Pulse output function

The pulse output function is selected by setting the pulse output function select bit (bit 2 at addresses 56₁₆ to 58₁₆, 5A₁₆, DA₁₆) to "1." When this function is selected, the TAJ_{OUT} pin is forcibly set for the pulse output pin regardless of the corresponding bits of the port P2 and port P6 direction registers. The TAJ_{OUT} pin outputs a pulse of which polarity is inverted each time a counter underflow or overflow occurs. (Refer to Figure 7.3.5).

When the count start bit (addresses 40₁₆, 41₁₆) is "0" (count stopped), the TAJ_{OUT} pin outputs "L" level.

(2) Two-phase pulse signal processing function (Timers A2, A4, A9)

For timers A2, A4, A9, the two-phase pulse signal processing function is selected by setting the two-phase pulse signal processing select bits (bits 5 and 7 at address 44₁₆, bit 7 at address C4₁₆) to "1." (See Figure 7.4.5.) Figure 7.4.6 shows the timer A2/A4/A9 mode registers when the two-phase pulse signal processing function is selected.

For timers with two-phase pulse signal processing function selected, the timer counts two kinds of pulses of which phases differ by 90 degrees. There are two types of the two-phase pulse signal processing: normal processing and quadruple processing. In timer A2, normal processing is performed; in timers A4 and A9, quadruple processing is performed.

For the port P2 and P6 direction registers' bits corresponding to the pins used for two-phase pulse input, be sure to set these bits for the input mode.




Fig. 7.4.6 Timer A2/A4/A9 mode registers when two-phase pulse signal processing function is selected

<Normal processing>

Countup is performed at the rising edges input to the TA2IN pin when the TA2IN and TA2OUT have the relationship that the TA2IN pin's input signal goes from "L" to "H" while the TA2OUT pin's input signal is at "H" level. Countdown is performed at the falling edges input to the TA2IN pin when the TA2IN and TA2OUT have the relationship that the TA2IN pin's input signal goes from "H" to "L" while the TA2OUT pin's input signal is "H." (See Figure 7.4.7.)




Fig. 7.4.7 Normal processing

<Quadruple processing>

Countup is performed at all rising and falling edges input to the TAmOUT and TAmIN pins when the TAmIN and TAmOUT have the relationship that the TAmIN pin's input signal level goes from "L" to "H" while the TAmOUT pin's input signal is at "H" level. Countdown is performed at all rising and falling edges input to the TAmOUT and TAmIN pins when the TAmIN and TAmOUT have the relationship that the TAmIN pin's input signal level goes from "H" to "L" while the TAmOUT pin's input signal is at "H" level. (See Figure 7.4.8.)




Fig. 7.4.8 Quadruple processing

Table 7.4.3 lists the input signals on the TAmOUT and TAmIN pins when the quadruple processing is selected.

Table 7.4.3 TAmOUT and TAmIN pin's input signals when quadruple processing is selected

	Input signal to TAmOUT pin	Input signal to TAmIN pin
Countup	"H" level	Rising edge
	"L" level	Falling edge
	Rising edge	"L" level
	Falling edge	"H" level
Countdown	"H" level	Falling edge
	"L" level	Rising edge
	Rising edge	"H" level
	Falling edge	"L" level

TIMER A

[Precautions for event counter mode]

[Precautions for event counter mode]

1. Each of timers A3, A5 to A8 is not equipped with the event counter mode.
2. While counting is in progress, by reading the timer Aj ($j = 0$ to 2, 4, 9) register, the counter value can be read out at any timing. However, if the timer Aj register is read at the reload timing shown in Figure 7.4.9, the value “FFFF₁₆” (at an underflow) or “0000₁₆” (at the overflow) is read out. If reading is performed in the period from when a value is set into the timer Aj register with the counter stopped until the counter starts counting, the set value is correctly read out.




Fig. 7.4.9 Reading timer Aj register

3. The TAJOUT pin is used for all functions listed below. Accordingly, only one of these functions can be selected for each timer.
 - Switching between countup and countdown by TAJOUT pin's input signal
 - Pulse output function
 - Two-phase pulse signal processing function (Timers A2, A4, A9)

7.5 One-shot pulse mode

Timer Aj (j = 0 to 2, 4, 9) is equipped with the one-shot pulse mode. In this mode, the timer outputs a pulse which has an arbitrary width once.

When a trigger occurs, the timer outputs “H” level from the TAJ_{OUT} pin for an arbitrary time. Table 7.5.1 lists the specifications of the one-shot pulse mode. Figure 7.5.1 shows the structures of the timer Aj register and timer Aj mode register in the one-shot pulse mode.

Each of timers A3, A5 to A8 is not equipped with this mode.

Table 7.5.1 Specifications of one-shot pulse mode

Item	Specifications
Count source f _i	f ₁ , f ₂ , f ₁₆ , f ₆₄ , f ₅₁₂ , or f ₄₀₉₆
Count operation	<ul style="list-style-type: none"> ● Countdown ● When the counter value becomes “0000₁₆,” reload register’s contents are reloaded, and counting stops. ● If a trigger occurs during counting, reload register’s contents are reloaded, and counting continues.
Output pulse width (“H”)	$\frac{n}{f_i}$ [s] n : Timer Aj register’s set value
Count start condition	<ul style="list-style-type: none"> ● When a trigger occurs. (Note) ● Internal or external trigger can be selected by software.
Count stop condition	<ul style="list-style-type: none"> ● When the counter value becomes “0000₁₆” ● When the count start bit is cleared to “0”
Interrupt request occurrence timing	When counting stops.
TAJ _{IN} pin’s function	Programmable I/O port pin or trigger input pin
TAJ _{OUT} pin’s function	One-shot pulse output
Read from timer Aj register	An undefined value is read out.
Write to timer Aj register	<ul style="list-style-type: none"> ● While counting is stopped When a value is written to timer Aj register, it is written to both of the reload register and counter. ● While counting is in progress When a value is written to timer Aj register, it is written only to the reload register. (Transferred to counter at the next reload timing.)

Note: The trigger is generated with the count start bit = “1.”

TIMER A

7.5 One-shot pulse mode


Timer A0 register (Addresses 47₁₆, 46₁₆)

Timer A1 register (Addresses 49₁₆, 48₁₆)

Timer A2 register (Addresses 4B₁₆, 4A₁₆)

Timer A4 register (Addresses 4F₁₆, 4E₁₆)

Timer A9 register (Addresses CF₁₆, CE₁₆)




Bit	Function	At reset	R/W
15 to 0	Any value in the range from "0000 ₁₆ " to "FFFF ₁₆ " can be set. Assuming that the set value = n, the "H" level width of the one-shot pulse which is output from the TAJ _{OUT} pin is expressed as follows : $\frac{n}{f_i}$.	Undefined	WO

f_i: Frequency of count source

Note: Use the **MOVM** or **STA(STAD)** instruction for writing to this register.

Writing to this register must be performed in a unit of 16 bits.

Timer Aj mode register (j = 0 to 2, 4, 9) (Addresses 56₁₆ to 58₁₆, 5A₁₆, DA₁₆)



Bit	Bit name	Function	At reset	R/W
0	Operating mode select bits	b1 b0 1 0 : One-shot pulse mode	0	RW
1			0	RW
2	Fix this bit to “1” in one-shot pulse mode.		0	RW
3	Trigger select bits	b4 b3 0 0 : } Writing “1” to one-shot start bit 0 1 : } (TA _{JIN} pin functions as a programmable I/O port pin.) 1 0 : Falling edge of TA _{JIN} pin’s input signal 1 1 : Rising edge of TA _{JIN} pin’s input signal	0	RW
4			0	RW
5	Fix this bit to “0” in one-shot pulse mode.		0	RW
6	Count source select bits	See Table 7.2.3.	0	RW
7			0	RW

Fig. 7.5.1 Structures of timer Aj register and timer Aj mode register in one-shot pulse mode

7.5.1 Setting for one-shot pulse mode

Figures 7.5.2 and 7.5.3 show an initial setting example for registers related to the one-shot pulse mode. Note that when using interrupts, set up to enable the interrupts. For details, refer to “CHAPTER 6. INTERRUPTS.”




Fig. 7.5.2 Initial setting example for registers related to one-shot pulse mode (1)

TIMER A

7.5 One-shot pulse mode




Fig. 7.5.3 Initial setting example for registers related to one-shot pulse mode (2)

7.5.2 Trigger

The counter is enabled for counting when the count start bit (addresses 40₁₆, 41₁₆) has been set to “1.” The counter starts counting when a trigger is generated after counting has been enabled. An internal or external trigger can be selected as that trigger.

An internal trigger is selected when the trigger select bits (bits 4 and 3 at addresses 56₁₆ to 58₁₆, 5A₁₆, DA₁₆) are “00₂” or “01₂”; an external trigger is selected when the bits are “10₂” or “11₂.”

If a trigger is generated during counting, the reload register's contents are reloaded and the counter continues counting. If a trigger generated during counting, make sure that a certain time which is equivalent to one cycle of the timer's count source or more has passed between the previously trigger occurrence and a new trigger occurrence.

(1) When selecting internal trigger

A trigger is generated when writing “1” to the one-shot start bit (addresses 42₁₆, 43₁₆). Figure 7.5.4 shows the structures of the one-shot start registers 0 and 1.

(2) When selecting external trigger

A trigger is generated at the falling edge of the TAJ_{IN} pin's input signal when bit 3 at addresses 56₁₆ to 58₁₆, 5A₁₆, DA₁₆ is “0,” or at its rising edge when bit 3 is “1.”

When using an external trigger, set the port P2 and port P6 direction registers' bits which correspond to the TAJ_{IN} pins for the input mode.

TIMER A

7.5 One-shot pulse mode

One-shot start register 0 (Address 42₁₆)

b7

b6

b5

b4

b3

b2

b1

b0

0

0

Bit	Bit name	Function	At reset	R/W	
0	Timer A0 one-shot start bit	1 : Start outputting one-shot pulse. (Valid when an internal trigger is selected.) The value is "0" at reading.	0	WO	
1	Timer A1 one-shot start bit		0	WO	
2	Timer A2 one-shot start bit		0	WO	
3	Fix this bit to "0."		0	WO	
4	Timer A4 one-shot start bit	1 : Start outputting one-shot pulse. (Valid when an internal trigger is selected.) The value is "0" at reading.	0	WO	
6, 5	Nothing is assigned.		Undefined	—	
7	Fix this bit to "0."		0	RW	

One-shot start register 1 (Address 43₁₆)

b7

b6

b5

b4

b3

b2

b1

b0

0

0

0

0

0

Bit	Bit name	Function	At reset	R/W	
3 to 0	Fix these bits to "0000."		0	WO	
4	Timer A9 one-shot start bit	1 : Start outputting one-shot pulse. (Valid when an internal trigger is selected.) The value is "0" at reading.	0	WO	
6, 5	Nothing is assigned.		Undefined	—	
7	Fix this bit to "0."		0	RW	

Fig. 7.5.4 Structures of one-shot start registers 0 and 1

7.5.3 Operation in one-shot pulse mode

- ① When the one-shot pulse mode is selected with the operating mode select bits, the TAJ_{OUT} pin outputs “L” level.
- ② When the count start bit is set to “1,” the counter is enabled for counting. After that, counting starts when a trigger is generated.
- ③ When the counter starts counting, the TAJ_{OUT} pin outputs “H” level. (When a value of “0000₁₆” is set to the timer Aj register, the counter stops operating, the output level at pin TAJ_{OUT} remains “L,” and no timer Aj interrupt request does not occur.)
- ④ When the counter value becomes “0000₁₆,” the output from the TAJ_{OUT} pin becomes “L” level. Additionally, the reload register’s contents are reloaded and the counter stops counting there.
- ⑤ Simultaneously with ④, the timer Aj interrupt request bit is set to “1.”
This interrupt request bit remains set to “1” until the interrupt request is accepted or until the interrupt request bit is cleared to “0” by software.

Figure 7.5.5 shows an example of operation in the one-shot pulse mode.

When a trigger is generated after ④ above, the counter and TAJ_{OUT} pin perform the same operations beginning from ② again. Furthermore, if a trigger is generated during counting, the counter performs countdown once after this new trigger is generated, and then, it continues counting with the reload register’s contents reloaded. If generating a trigger during counting, make sure that a certain time which is equivalent to one cycle of the timer’s count source or more has passed between the previously trigger occurrence and a new trigger occurrence.

The one-shot pulse output from the TAJ_{OUT} pin can be disabled by clearing the timer Aj mode register’s bit 2 to “0.” Accordingly, timer Aj can also be used as an internal one-shot timer that does not perform the pulse output. In this case, the TAJ_{OUT} pin functions as a programmable I/O port pin.

7.5 One-shot pulse mode




Fig. 7.5.5 Example of operation in one-shot pulse mode (selecting external trigger)

[Precautions for one-shot pulse mode]

- Each of timers A3, A5 to A8 is not equipped with the one-shot pulse mode.
- If the count start bit is cleared to "0" during counting, the counter becomes as follows:
 - The counter stops counting, and the reload register's contents are reloaded into the counter.
 - The TAJ_{OUT} pin's output level becomes "L."
 - The timer Aj interrupt request bit is set to "1."
- A one-shot pulse is output synchronously with an internally generated count source. Accordingly, when selecting an external trigger, there will be a delay equivalent to one cycle of the count source at maximum, in a period from when a trigger is input to the TAJ_{IN} pin until a one-shot pulse is output.




Fig. 7.5.6 Output delay in one-shot pulse output

- When the timer's operating mode has been set by one of the following procedures, the timer Aj interrupt request bit will be set to "1."
 - When the one-shot pulse mode is selected after reset
 - When the operating mode is switched from the timer mode to the one-shot pulse mode
 - When the operating mode is switched from the event counter mode to the one-shot pulse mode

Accordingly, when using a timer Aj interrupt (interrupt request bit), be sure to clear the timer Aj interrupt request bit to "0" after the above setting.

TIMER A

7.6 Pulse width modulation (PWM) mode

7.6 Pulse width modulation (PWM) mode

Timer Aj (j = 0 to 2, 4, 9) is equipped with the pulse width modulation (PWM) mode.

In this mode, the timer continuously outputs pulses which have an arbitrary width. Table 7.6.1 lists the specifications of the PWM mode. Figure 7.6.1 shows the structures of the timer Aj register and timer Aj mode register in the PWM mode.

Each of timers A3, A5 to A8 is not equipped with this mode.

Table 7.6.1 Specifications of PWM mode

Item	Specifications
Count source f _i	f ₁ , f ₂ , f ₁₆ , f ₆₄ , f ₅₁₂ , or f ₄₀₉₆
Count operation	<ul style="list-style-type: none">● Countdown (operating as an 8-bit or 16-bit pulse width modulator)● Reload register's contents are reloaded at rising edge of PWM pulse, and counting continues.● A trigger generated during counting does not affect the counting.
PWM period/"H" level width	<p><16-bit pulse width modulator></p> $\text{Period} = \frac{(2^{16}-1)}{f_i} [\text{s}]$ $\text{"H" level width} = \frac{n}{f_i} [\text{s}]$ <p>n : Timer Aj register's set value</p> <p><8-bit pulse width modulator></p> $\text{Period} = \frac{(m+1)(2^8-1)}{f_i} [\text{s}]$ $\text{"H" level width} = \frac{n(m+1)}{f_i} [\text{s}]$ <p>m: Timer Aj register's low-order 8 bits' set value n : Timer Aj register's high-order 8 bits' set value</p>
Count start condition	<ul style="list-style-type: none">● When a trigger is generated. (Note)● Internal or external trigger can be selected by software.
Count stop condition	When the count start bit is cleared to "0."
Interrupt request occurrence timing	At falling edge of PWM pulse
TAj _{IN} pin's function	Programmable I/O port pin or trigger input pin
TAj _{OUT} pin's function	PWM pulse output
Read from timer Aj register	An undefined value is read out.
Write to timer Aj register	<ul style="list-style-type: none">● While counting is stopped <p>When a value is written to the timer Aj register, it is written to both of the reload register and counter.</p> <ul style="list-style-type: none">● While counting is in progress <p>When a value is written to the timer Aj register, it is written only to the reload register. (Transferred to the counter at the next reload time.)</p>

Note: The trigger is generated with the count start bit = "1."

7.6 Pulse width modulation (PWM) mode

<When operating as a 16-bit pulse width modulator>


Timer A0 register (Addresses 47₁₆, 46₁₆)

Timer A1 register (Addresses 49₁₆, 48₁₆)

Timer A2 register (Addresses 4B₁₆, 4A₁₆)

Timer A4 register (Addresses 4F₁₆, 4E₁₆)

Timer A9 register (Addresses CF₁₆, CE₁₆)



Bit	Function	At reset	R/W
15 to 0	Any value in the range from "0000 ₁₆ " to "FFFE ₁₆ " can be set. Assuming that the set value = n, the "H" level width of the PWM pulse which is output from the TAJOUT pin is expressed as follows : $\frac{n}{f_i}$ (PWM pulse period = $\frac{2^{16}-1}{f_i}$)	Undefined	WO

f_i: Frequency of count source

Note: Use the **MOVM** or **STA(STAD)** instruction for writing to this register.

Writing to this register must be performed in a unit of 16 bits.

<When operating as an 8-bit pulse width modulator>


Timer A0 register (Addresses 47₁₆, 46₁₆)

Timer A1 register (Addresses 49₁₆, 48₁₆)

Timer A2 register (Addresses 4B₁₆, 4A₁₆)

Timer A4 register (Addresses 4F₁₆, 4E₁₆)

Timer A9 register (Addresses CF₁₆, CE₁₆)




Bit	Function	At reset	R/W
7 to 0	Any value in the range from "00 ₁₆ " to "FF ₁₆ " can be set. Assuming that the set value = m, the period of the PWM pulse which is output from the TAJOUT pin is expressed as follows: $\frac{(m+1)(2^8-1)}{f_i}$	Undefined	WO
15 to 8	Any value in the range from "00 ₁₆ " to "FF ₁₆ " can be set. Assuming that the set value = n, the "H" level width of the PWM pulse which is output from the TAJOUT pin is expressed as follows: $\frac{n(m+1)}{f_i}$	Undefined	WO

f_i: Frequency of count source

Note: Use the **MOVM** or **STA(STAD)** instruction for writing to this register.

Writing to this register must be performed in a unit of 16 bits.

Timer Aj mode register (i = 0 to 2, 4, 9) (Addresses 56₁₆ to 58₁₆, 5A₁₆, DA₁₆)



Bit	Bit name	Function	At reset	R/W
0	Operating mode select bits	b1 b0 1 1 : PWM mode	0	RW
1			0	RW
2	Fix this bit to “1” in PWM mode.		0	RW
3	Trigger select bits	b4 b3 0 0 : } Writing “1” to count start bit 0 1 : } (TAjIN pin functions as a programmable I/O port pin.) 1 0 : Falling edge of TAjIN pin's input signal 1 1 : Rising edge of TAjIN pin's input signal	0	RW
4			0	RW
5	16/8-bit PWM mode select bit	0 : 16-bit pulse width modulator 1 : 8-bit pulse width modulator	0	RW
6	Count source select bits	See Table 7.2.3.	0	RW
7			0	RW

Fig. 7.6.1 Structures of timer Aj register and timer Aj mode register in PWM mode

TIMER A

7.6 Pulse width modulation (PWM) mode

7.6.1 Setting for PWM mode

Figures 7.6.2 and 7.6.3 show an initial setting example for registers relevant to the PWM mode.

Note that when using interrupts, set up to enable the interrupts. For details, refer to “CHAPTER 6. INTERRUPTS.”




Fig. 7.6.2 Initial setting example for registers related to PWM mode (1)

7.6 Pulse width modulation (PWM) mode




Fig. 7.6.3 Initial setting example for registers related to PWM mode (2)

TIMER A

7.6 Pulse width modulation (PWM) mode

7.6.2 Trigger

When a trigger is generated, the TAJ_{OUT} pin starts to output PWM pulses. An internal or an external trigger can be selected as that trigger.

An internal trigger is selected when the trigger select bits (bits 4 and 3 at addresses 56₁₆ to 58₁₆, 5A₁₆, DA₁₆) are "00₂" or "01₂"; an external trigger is selected when these bits are "10₂" or "11₂."

A trigger generated during PWM pulse output is invalid, and it does not affect the pulse output operation.

(1) When selecting internal trigger

A trigger is generated when "1" is written to the count start bit (addresses 40₁₆, 41₁₆).

(2) When selecting external trigger

A trigger is generated at the falling edge of the TAJ_{IN} pin's input signal when bit 3 at addresses 56₁₆ to 58₁₆, 5A₁₆, DA₁₆ is "0," or at its rising edge when bit 3 is "1." However, the trigger input is acceptable only when the count start bit is "1."

When using an external trigger, set the port P2 and port P6 direction registers' bits which correspond to the TAJ_{IN} pins for the input mode.

7.6.3 Operation in PWM mode

- ① When the PWM mode is selected with the operating mode select bits, the TAJ_{OUT} pin outputs “L” level.
- ② When a trigger is generated, the counter (pulse width modulator) starts counting and the TAJ_{OUT} pin outputs a PWM pulse (**Notes 1 and 2**).
- ③ The timer Aj interrupt request bit is set to “1” each time the PWM pulse level goes from “H” to “L.” The interrupt request bit remains set to “1” until the interrupt request is accepted or until the interrupt request bit is cleared to “0” by software.
- ④ Each time a PWM pulse has been output for one period, the reload register’s contents are reloaded and the counter continues counting.

The following explains operations of the pulse width modulator.

(1) 16-bit pulse width modulator

When the 16/8-bit PWM mode select bit is cleared to “0,” the counter operates as a 16-bit pulse width modulator. Figures 7.6.4 and 7.6.5 show operation examples of the 16-bit pulse width modulator.

(2) 8-bit pulse width modulator

When the 16/8-bit PWM mode select bit is set to “1,” the counter is divided into 8-bit halves. Then, the high-order 8 bits operate as an 8-bit pulse width modulator, and the low-order 8 bits operate as an 8-bit prescaler. Figures 7.6.6 and 7.6.7 show operation examples of the 8-bit pulse width modulator.

Notes 1: If a value “0000₁₆” is set into the timer Aj register when the counter operates as a 16-bit pulse width modulator, the pulse width modulator does not operate and the output from the TAJ_{OUT} pin remains “L” level. The timer Aj interrupt request does not occur. Similarly, if a value “00₁₆” is set into the high-order 8 bits of the timer Aj register when the counter operates as an 8-bit pulse width modulator, the same is performed.

- 2:** When the counter operates as an 8-bit pulse width modulator, after a trigger is generated, the TAJ_{OUT} pin outputs “L” level for a period of $(1 / f_i) \times (m + 1) \times (n + 1)$. After that, the PWM pulse output will start.

TIMER A

7.6 Pulse width modulation (PWM) mode




Fig. 7.6.4 Operation example of 16-bit pulse width modulator




Fig. 7.6.5 Operation example of 16-bit pulse width modulator (when counter value is updated during pulse output)

7.6 Pulse width modulation (PWM) mode




Fig. 7.6.6 Operation example of 8-bit pulse width modulator

TIMER A

7.6 Pulse width modulation (PWM) mode




Fig. 7.6.7 Operation example of 8-bit pulse width modulator (when counter value is updated during pulse output)

[Precautions for pulse width modulation (PWM) mode]

[Precautions for pulse width modulation (PWM) mode]

1. Each of timers A3, A5 to A8 is not equipped with the pulse width modulation (PWM) mode.
2. If the count start bit is cleared to “0” during PWM pulse output, the counter stops counting. If the TAJ_{OUT} pin outputs “H” level at that time, the output level will become “L” and the timer Aj interrupt request bit will be set to “1.” When the TAJ_{OUT} pin outputs “L” level at that time, the output level will not change and no timer Aj interrupt request will occur.
3. When the timer’s operating mode is set by one of the following procedures, the timer Aj interrupt request bit is set to “1.”
 - When the PWM mode is selected after reset
 - When the operating mode is switched from the timer mode to the PWM mode
 - When the operating mode is switched from the event counter mode to the PWM mode

Accordingly, when using a timer Aj interrupt (interrupt request bit), be sure to clear the timer Aj interrupt request bit to “0” after the above setting.

TIMER A

[Precautions for pulse width modulation (PWM) mode]

MEMORANDUM

CHAPTER 8

TIMER B

8.1 Overview

8.2 Block description

8.3 Timer mode

[Precautions for timer mode]

8.4 Event counter mode

[Precautions for event counter mode]

8.5 Pulse period/Pulse width measurement mode

[Precautions for pulse period/pulse width measurement mode]

TIMER B

8.1 Overview, 8.2 Block description

8.1 Overview

Timer B consists of three counters (timers B0 to B2) each equipped with a 16-bit reload function. Timers B0 to B2 have identical functions and operate independently of one other.

Timer Bi (i = 0 to 2) has three operating modes listed below.

(1) **Timer mode**

The timer counts an internally generated count source.

(2) **Event counter mode**

The timer counts an external signal.

(3) **Pulse period/Pulse width measurement mode**

The timer measures an external signal's pulse period or pulse width. In this mode, the following count types are available:

- Count clear type
- Free-run type

8.2 Block description

Figure 8.2.1 shows the block diagram of timer B. Explanation of registers relevant to timer B is described below.




Fig. 8.2.1 Block diagram of timer B

8.2.1 Counter and Reload register (timer Bi register)

Each of timer Bi counter and reload register consists of 16 bits and has the following functions.

(1) Functions in timer mode and event counter mode

Countdown in the counter is performed each time the count source is input. The reload register is used to store the initial value of the counter. When a counter underflow occurs, the reload register's contents are reloaded into the counter.

A value is set to the counter and reload register by writing the value to the timer Bi register.

Table 8.2.1 lists the memory assignment of the timer Bi register.

The value written into the timer Bi register while counting is not in progress is set to the counter and reload register. The value written into the timer Bi register while counting is in progress is set only to the reload register. In this case, the reload register's updated contents are transferred to the counter at the next underflow. The counter value is read out by reading out the timer Bi register.

Note: When reading from or writing to the timer Bi register, perform it in a unit of 16 bits. For more information about the value obtained by reading the timer Bi register, refer to sections “[Precautions for timer mode]” and “[Precautions for event counter mode].”

(2) Functions in pulse period/pulse width measurement mode

Countup in the counter is performed each time the count source is input. The reload register is used to retain the pulse period or pulse width measurement result. When a valid edge is input to the TB_{IN} pin, the counter value is transferred to the reload register. In this mode, the value obtained by reading the timer Bi register is the reload register's contents, so that the measurement result is obtained.

By using the count-type select bit (bit 4 at addresses 5B₁₆ to 5D₁₆), the count type can be selected from the counter clear type and free-run type.

The operation of the counter after the counter value is transferred to the reload register is as follows;

- In the case of the counter clear type, the counter value becomes “0000₁₆”; and counting continues.
- In the case of the free-run type, the counter value does not become “0000₁₆”; and counting continues with this counter value kept.

Note: When reading from the timer Bi register, perform it in a unit of 16 bits.

Table 8.2.1 Memory assignment of timer Bi registers

Timer Bi register	High-order byte	Low-order byte
Timer B0 register	Address 51 ₁₆	Address 50 ₁₆
Timer B1 register	Address 53 ₁₆	Address 52 ₁₆
Timer B2 register	Address 55 ₁₆	Address 54 ₁₆

Note: At reset, the contents of the timer Bi register are undefined.

TIMER B

8.2 Block description

8.2.2 Count start register

This register is used to start and stop counting. One bit of this register corresponds to one timer. (This is the one-to-one relationship.) Figure 8.2.2 shows the structure of the count start register 0.




Fig. 8.2.2 Structure of count start register 0

8.2.3 Timer Bi mode register

Figure 8.2.3 shows the structure of the timer Bi mode register. The operating mode select bits are used to select the operating mode of timer Bi. Bits 2 to 7 have different functions according to the operating mode. These bits are described in the paragraph of each operating mode.




Fig. 8.2.3 Structure of timer Bi mode register

8.2.4 Timer Bi interrupt control register

Figure 8.2.4 shows the structure of the timer Bi interrupt control register. For details about interrupts, refer to “CHAPTER 6. INTERRUPTS.”




Fig. 8.2.4 Structure of timer Bi interrupt control register

(1) Interrupt priority level select bits (bits 2 to 0)

These bits are used to select a timer Bi interrupt's priority level. When using timer Bi interrupts, select the priority level from levels 1 through 7. When a timer Bi interrupt request occurs, its priority level is compared with the processor interrupt priority level (IPL), so that the requested interrupt is enabled only when its priority level is higher than the IPL. (However, this applies when the interrupt disable bit (I) = “0.”) To disable timer Bi interrupts, set these bits to “000₂” (level 0).

(2) Interrupt request bit (bit 3)

This bit is set to “1” when a timer Bi interrupt request occurs. This bit is automatically cleared to “0” when the timer Bi interrupt request is accepted. This bit can be set to “1” or cleared to “0” by software.

TIMER B

8.2 Block description

8.2.5 Port P2 direction register, Port P5 direction register

The input pins of timer Bi are multiplexed with port P5 pins. By using the TB0_{IN}/TB1_{IN}/TB2_{IN} pin select bit (see Figure 8.2.5.), pin TB0_{IN}/TB1_{IN}/TB2_{IN} can be allocated to the corresponding port P2 pin.

When using pins P5₅(P2₄)/TB0_{IN}, P5₆(P2₅)/TB1_{IN}, P5₇(P2₆)/TB2_{IN} as timer Bi's input pins, be sure to clear the corresponding bits of the port direction register, which is multiplexed, to "0" in order to set these pins to the input mode. (See Figure 8.2.6.)

Port P2 pin function control register (Address AE₁₆)

b7

b6

b5

b4

b3

b2

b1

b0

0

Bit	Bit name	Function	At reset	R/W
0	Pin TB0 _{IN} select bit	0 : Allocate pin TB0 _{IN} to P5 ₅ . 1 : Allocate pin TB0 _{IN} to P2 ₄ .	0	RW
1	Pin TB1 _{IN} select bit	0 : Allocate pin TB1 _{IN} to P5 ₆ . 1 : Allocate pin TB1 _{IN} to P2 ₅ .	0	RW
2	Pin TB2 _{IN} select bit	0 : Allocate pin TB2 _{IN} to P5 ₇ . 1 : Allocate pin TB2 _{IN} to P2 ₆ .	0	RW
3	Pin $\overline{\text{INT}}_3/\text{RTP}_{\text{TRG0}}$ select bit (Note)	0: Allocate pin $\overline{\text{INT}}_3/\text{RTP}_{\text{TRG0}}$ to P7 ₄ . 1: Allocate pin $\overline{\text{INT}}_3/\text{RTP}_{\text{TRG0}}$ to P2 ₇ .	0	RW
6 to 4	Nothing is assigned.		Undefined	—
7	Fix this bit to “0.”		0	RW

Note: When allocating pin $\overline{\text{INT}}_3/\text{RTP}_{\text{TRG0}}$ to P7₄, be sure the D-A₁ output enable bit (bit 1 at address 96₁₆) = “0” (output disabled).

Fig. 8.2.5 Structure of port P2 pin function control register




Fig. 8.2.6 Relationship between port P5 direction register, port P2 direction register, and timer Bi's input pins

8.2.6 Count source (in timer mode and pulse period/pulse width measurement mode)

In the timer mode and pulse period/pulse width measurement mode, the count source select bits (bits 6 and 7 at addresses 5B₁₆ to 5D₁₆) are used to select the count source (f_2 , f_{16} , f_{64} , or f_{512}). (See Figures 8.3.1 and 8.5.1.)

TIMER B

8.3 Timer mode

8.3 Timer mode

In this mode, the timer counts an internally generated count source. Table 8.3.1 lists the specifications of the timer mode. Figure 8.3.1 shows the structures of the timer Bi register and timer Bi mode register in the timer mode.

Table 8.3.1 Specifications of timer mode

Item	Specifications
Count source f_i	f_2 , f_{16} , f_{64} , or f_{512}
Count operation	<ul style="list-style-type: none">• Countdown• When a counter underflow occurs, reload register's contents are re-loaded, and counting continues.
Division ratio	$\frac{1}{(n + 1)}$ n: Timer Bi register's set value
Count start condition	When the count start bit is set to "1."
Count stop condition	When the count start bit is cleared to "0."
Interrupt request occurrence timing	When a counter underflow occurs.
TBi _{IN} pin's function	Programmable I/O port pin
Read from timer Bi register	Counter value can be read out.
Write to timer Bi register	<ul style="list-style-type: none">● While counting is stopped When a value is written to the timer Bi register, it is written to both of the reload register and counter.● While counting is in progress When a value is written to the timer Bi register, it is written only to the reload register. (Transferred to the counter at the next reload timing.)




Fig. 8.3.1 Structures of timer Bi register and timer Bi mode register in timer mode

TIMER B

8.3 Timer mode

8.3.1 Setting for timer mode

Figure 8.3.2 shows an initial setting example for registers relevant to the timer mode.

Note that when using interrupts, set up registers to enable the interrupts. For details, refer to “**CHAPTER 6. INTERRUPTS.**”




Fig. 8.3.2 Initial setting example for registers relevant to timer mode

8.3.2 Operation in timer mode

- ① When the count start bit is set to "1," the counter starts counting of the count source.
- ② When a counter underflow occurs, the reload register's contents are reloaded and counting continues.
- ③ The timer Bi interrupt request bit is set to "1" at the counter underflow in ②. The interrupt request bit remains set to "1" until the interrupt request is accepted or until the interrupt request bit is cleared to "0" by software.

Figure 8.3.3 shows an example of operation in the timer mode.




Fig. 8.3.3 Example of operation in timer mode

TIMER B

[Precautions for timer mode]

[Precautions for timer mode]

While counting is in progress, by reading the timer Bi register, the counter value can be read out at arbitrary timing. However, if the timer Bi register is read at the reload timing shown in Figure 8.3.4, the value “FFFF₁₆” is read out. If reading is performed in the period from when a value is set into the timer Bi register with the counter stopped until the counter starts counting, the set value is correctly read out.




Fig. 8.3.4 Reading timer Bi register

8.4 Event counter mode

In this mode, the timer counts an external signal. Table 8.4.1 lists the specifications of the event counter mode. Figure 8.4.1 shows the structures of the timer Bi register and the timer Bi mode register in the event counter mode.

Table 8.4.1 Specifications of event counter mode

Item	Specifications
Count source	<ul style="list-style-type: none"> •External signal input to the TB_{IN} pin, or fX₃₂ (Note 1) •The count source's valid edge can be selected from the falling edge, the rising edge, and both of the falling and rising edges by software.
Count operation	<ul style="list-style-type: none"> •Countdown •When a counter underflow occurs, reload register's contents are reloaded, and counting continues.
Division ratio	$\frac{1}{(n + 1)}$ n: Timer Bi register's set value
Count start condition	When the count start bit is set to "1."
Count stop condition	When the count start bit is cleared to "0."
Interrupt request occurrence timing	When the counter underflow occurs.
TB _{IN} pin's function	Count source input pin (Note 2)
Read from timer Bi register	Counter value can be read out.
Write to timer Bi register	<ul style="list-style-type: none"> ● While counting is stopped When a value is written to the timer Bi register, it is written to both of the reload register and counter. ● While counting is in progress When a value is written to the timer Bi register, it is written only to the reload register. (Transferred to the counter at the next reload timing.)

Notes 1: Only for timer B2, fX₃₂ can be selected.

2: When fX₃₂ is selected as the count source in timer B2, the TB_{2IN} pin can be used as a programmable I/O port pin or as I/O pins of other internal peripheral devices, which are multiplexed.

TIMER B

8.4 Event counter mode

Timer B0 register (Addresses 51 ₁₆ , 50 ₁₆)	(b15)	(b8)	b0
Timer B1 register (Addresses 53 ₁₆ , 52 ₁₆)	b7	b0 b7	
Timer B2 register (Addresses 55 ₁₆ , 54 ₁₆)			

Bit	Function	At reset	R/W
15 to 0	Any value in the range from "0000 ₁₆ " to "FFFF ₁₆ " can be set. Assuming that the set value = n, the counter divides the count source frequency by (n + 1). When reading, the register indicates the counter value.	Undefined	RW

Note: Reading from or writing to this register must be performed in a unit of 16 bits.

Timer Bi mode register (i = 0 to 2) (Addresses 5B ₁₆ to 5D ₁₆)	b7	b6	b5	b4	b3	b2	b1	b0
	X	X	X	X			0	1

Bit	Bit name	Function	At reset	R/W
0	Operating mode select bits	b1 b0 0 1 : Event counter mode	0	RW
1			0	RW
2	Count polarity select bits	b3 b2 0 0 : Count at falling edge of external signal	0	RW
		0 1 : Count at rising edge of external signal		
3		1 0 : Count at both falling and rising edges of external signal 1 1 : Do not select. (Note)	0	RW
4	This bit is invalid in event counter mode.		0	—
5	This bit is invalid in event counter mode; its value is undefined at reading.		Undefined	RO
6	These bits are invalid in event counter mode.		0	RW
7			0	RW

X : It may be either "0" or "1."

Note: When the timer B2 clock source select bit (bit 6 at address 63₁₆) = "1," be sure to fix these bits to "01₂" (count at the rising edge of the external signal).

Fig. 8.4.1 Structures of timer Bi register and timer Bi mode register in event counter mode

TIMER B

8.4 Event counter mode

8.4.1 Count source

For timer B2 in the event counter mode, a count source (an external signal into the TB2_{IN} pin, or fX₃₂) can be selected by using the timer B2 clock source select bit. (See Figure 8.4.2.) Timers B0 and B1 count the external signals input to the TB0_{IN} and TB1_{IN} pins, respectively.

When fX₃₂ is selected as the count source, the TB2_{IN} pin serves as a programmable I/O port pin or as I/O pins of other internal peripheral devices, which are multiplexed.

b7

b6

b5

0

b4

b3

b2

b1

b0

Particular function select register 1 (Address 63₁₆)

Bit	Bit name	Function	At reset	R/W
0	STP-instruction-execution status bit	0 : Normal operation. 1 : During execution of STP instruction	(Note 1)	RW (Note 2)
1	WIT-instruction-execution status bit	0 : Normal operation. 1 : During execution of WIT instruction	(Note 1)	RW (Note 2)
2	Fix this bit to “0.”		0	RW
3	System clock stop select bit at WIT (Note 3)	0 : In the wait mode, system clock f_{sys} is active. 1 : In the wait mode, system clock f_{sys} is inactive.	0	RW
4	Fix this bit to “0.”		0	RW
5	The value is “0” at reading.		0	—
6	Timer B2 clock source select bit (Valid in event counter mode.)	0 : External signal input to the TB2 _{IN} pin is counted. 1 : f_{X32} is counted.	0	RW
7	The value is “0” at reading.		0	—

Notes

- 1: At power-on reset, this bit becomes “0.” At hardware reset or software reset, this bit retains the value just before reset.
- 2: Even when “1” is written, the bit status will not change.
- 3: Setting this bit to “1” must be performed just before execution of the WIT instruction. Also, after the wait state is terminated, this bit must be cleared to “0” immediately.

Fig. 8.4.2 Structure of particular function select register 1

TIMER B

8.4 Event counter mode

8.4.2 Setting for event counter mode

Figure 8.4.3 shows an initial setting example for registers relevant to the event counter mode.

Note that when using interrupts, set up to enable the interrupts. For details, refer to section “CHAPTER 6. INTERRUPTS.”




Fig. 8.4.3 Initial setting example for registers relevant to event counter mode

8.4.3 Operation in event counter mode

- ① When the count start bit is set to "1," the counter starts counting of the count source.
- ② When a counter underflow occurs, the reload register's contents are reloaded, and counting continues.
- ③ The timer Bi interrupt request bit is set to "1" at the counter underflow in ②.

The interrupt request bit remains set to "1" until the interrupt request is accepted or until the interrupt request bit is cleared to "0" by software.

Figure 8.4.4 shows an example of operation in the event counter mode.




Fig. 8.4.4 Example of operation in event counter mode

TIMER B

[Precautions for event counter mode]

[Precautions for event counter mode]

While counting is in progress, by reading the timer Bi register, the counter value can be read out at arbitrary timing. However, if the timer Bi register is read at the reload timing shown in Figure 8.4.5, a value "FFFF16" is read out. If reading is performed in the period from when a value is set into the timer Bi register with the counter stopped until the counter starts counting, the set value is correctly read out.




Fig. 8.4.5 Reading timer Bi register

8.5 Pulse period/Pulse width measurement mode

8.5 Pulse period/Pulse width measurement mode

In this mode, the timer measures an external signal's pulse period or pulse width. Tables 8.5.1 and 8.5.2 list the specifications of the pulse period/pulse width measurement mode. Figure 8.5.1 shows the structures of the timer Bi register and timer Bi mode register in the pulse period/pulse width measurement mode.

(1) Pulse period measurement

The timer measures the pulse period of the external signal that is input to the TB_{IN} pin.

(2) Pulse width measurement

The timer measures the pulse width ("L" level and "H" level widths) of the external signal that is input to the TB_{IN} pin.

Table 8.5.1 Specifications of pulse period/pulse width measurement mode (when counter clear type is selected)

Item	Specifications
Count source f_i	f_2 , f_{16} , f_{64} , or f_{512}
Count operation	<ul style="list-style-type: none"> ● Countup ● Counter value is transferred to the reload register at valid edge of measurement pulse, and counting continues after clearing the counter value to "0000₁₆."
Count start condition	When the count start bit is set to "1."
Count stop condition	When the count start bit is cleared to "0."
Interrupt request occurrence timing	<ul style="list-style-type: none"> ● When a valid edge of measurement pulse is input (Note 1). ● When a counter overflow occurs (The timer Bi overflow flag is set to "1" simultaneously.)
TB _{IN} pin's function	Measurement pulse input pin (Note 2)
Read from timer Bi register	The value obtained by reading the timer Bi register is the reload register's contents (Measurement result) (Note 3).
Write to timer Bi register	Invalid

Timer Bi overflow flag: This bit is used to identify the source of an interrupt request occurrence.

Notes 1: No interrupt request occurs when the first valid edge is input after the counter starts counting.

2: When using timer B2, make sure that the timer B2 clock source select bit (see Figure 8.4.2.) to "0."

3: The value read out from the timer Bi register is undefined in the period after the counter starts counting until the second valid edge is input.

TIMER B

8.5 Pulse period/Pulse width measurement mode

Table 8.5.2 Specifications of pulse period/pulse width measurement mode (when free-run type is selected)

Item	Specifications
Count source f_i	f_2 , f_{16} , f_{64} , or f_{512}
Count operation	<ul style="list-style-type: none">● Countup● Counter value is transferred to the reload register at valid edge of measurement pulse, and counting continues.● When a counter overflow occurs, the timer Bi overflow flag is set to "1," and counting continues after clearing the counter value to "0000₁₆."
Count start condition	When the count start bit is set to "1."
Count stop condition	When the count start bit is cleared to "0."
Interrupt request occurrence timing	When a valid edge of measurement pulse is input (Note 1).
TBi _{IN} pin's function	Measurement pulse input pin (Note 2)
Read from timer Bi register	The value obtained by reading the timer Bi register is the reload register's contents (Measurement result) (Note 3).
Write to timer Bi register	Invalid

Timer Bi overflow flag: This bit is used to identify the source of an interrupt request occurrence.

- Notes**
- 1:** No interrupt request occurs when the first valid edge is input after the counter starts counting.
 - 2:** When using timer B2, make sure that the timer B2 clock source select bit (see Figure 8.4.2.) = "0."
 - 3:** The value read out from the timer Bi register is undefined in the period after the counter starts counting until the second valid edge is input.

8.5 Pulse period/Pulse width measurement mode




Fig. 8.5.1 Structures of timer Bi register and timer Bi mode register in pulse period/pulse width measurement mode

TIMER B

8.5 Pulse period/Pulse width measurement mode

8.5.1 Setting for pulse period/pulse width measurement mode

Figure 8.5.2 shows an initial setting example for registers relevant to the pulse period/pulse width measurement mode.

Note that when using interrupts, set up to enable the interrupts. For details, refer to “CHAPTER 6. INTERRUPTS.”




Fig. 8.5.2 Initial setting example for registers relevant to pulse period/pulse width measurement mode

8.5 Pulse period/pulse width measurement mode

8.5.2 Operation in pulse period/pulse width measurement mode

■ When counter clear type is selected

- ① When the count start bit is set to "1," the counter starts counting of the count source.
- ② The counter value is transferred to the reload register when a valid edge of the measurement pulse is detected. (Refer to section "(1) Pulse period/Pulse width measurement.")
- ③ The counter value is cleared to "0000₁₆" after the transfer in ②, and the counter continues counting.
- ④ The timer Bi interrupt request bit is set to "1" when the counter value is cleared to "0000₁₆" in ③ (Note). The interrupt request bit remains set to "1" until the interrupt request is accepted or until the interrupt request bit is cleared to "0" by software.
- ⑤ The timer repeats operations ② to ④ above.

Note: No timer Bi interrupt request occurs when the first valid edge is input after the counter starts counting.

■ When free-run type is selected

- ① When the count start bit is set to "1," the counter starts counting of the count source.
- ② The counter value is transferred to the reload register when a valid edge of the measurement pulse is detected. (Refer to section "(1) Pulse period/Pulse width measurement.")
- ③ The timer Bi interrupt request bit is set to "1" after the transfer in ② **(Note).** The interrupt request bit remains set to "1" until the interrupt request is accepted or until the interrupt request bit is cleared to "0" by software. The counter continues counting with the counter value kept.
- ④ When a counter overflow occurs, the timer Bi overflow flag is set to "1," and counting continues after clearing the counter value to "0000₁₆ ." At this time, the timer Bi interrupt request bit does not change.
- ⑤ The timer repeats operations ② to ④ above.

Note: No timer Bi interrupt request occurs when the first valid edge is input after the counter starts counting.

(1) Pulse period/pulse width measurement

The measurement mode select bits (bits 3 and 2 at addresses 5B₁₆ and 5D₁₆) specify whether the pulse period of an external signal is measured or its pulse width is done. Table 8.5.3 lists the relationship between the measurement mode select bits and the pulse period/pulse width measurements. Make sure that the measurement pulse interval from the falling edge to the rising edge, and vice versa are two cycles of the count source or more. Additionally, use software to identify whether the measurement result indicates the "H" level width or the "L" level width.

Table 8.5.3 Relationship between measurement mode select bits and pulse period/pulse width measurements

b3	b2	Pulse period/Pulse width measurement	Measurement interval (Valid edges)
0	0	Pulse period measurement	From falling edge to falling edge (Falling edges)
0	1		From rising edge to rising edge (Rising edges)
1	0	Pulse width measurement	From falling edge to rising edge, and vice versa (Falling and rising edges)

TIMER B

8.5 Pulse period/pulse width measurement mode

(2) Timer Bi overflow flag

■ When counter clear type is selected

A timer Bi interrupt request occurs when a measurement pulse's valid edge is input or when a counter overflow occurs. The timer Bi overflow flag is used to identify the source of the interrupt request occurrence, that is, whether it is an overflow occurrence or a valid edge input.

The timer Bi overflow flag is set to "1" at an overflow occurrence. Accordingly, the source of the interrupt request occurrence is identified by checking the timer Bi overflow flag in the interrupt routine. When a value is written to the timer Bi mode register after the next count timing of the count source with the count start bit = "1," the timer Bi overflow flag will be cleared to "0".

The timer Bi overflow flag is a read-only bit.

Use the timer Bi interrupt request bit to detect the overflow timing. Do not use the timer Bi overflow flag for this detection.

■ When free-run type is selected

The timer Bi overflow flag is set to "1" at an overflow occurrence. (At this time, no timer Bi interrupt request is generated.) Accordingly, whether a counter overflow occurs between valid edges is identified by checking the timer Bi overflow flag in the interrupt routine owing to a valid edge input.

When a value is written to the timer Bi mode register after the next count timing of the count source with the count start bit = "1," the timer Bi overflow flag will be cleared to "0".

The timer Bi overflow flag is a read-only bit.

Figure 8.5.3 shows the processing example of a timer Bi interrupt when a measurement pulse's valid edge is detected by the timer Bi interrupt request.




Fig. 8.5.3 Processing example of timer Bi interrupt when free-run count type is selected

8.5 Pulse period/pulse width measurement mode

Figures 8.5.4 and 8.5.5 show the operation examples during the pulse period measurement; Figures 8.5.6 and 8.5.7 show the operation examples during the pulse width measurement.




Fig. 8.5.4 Operation examples during pulse period measurement (when counter clear type is selected)

TIMER B

8.5 Pulse period/pulse width measurement mode




Fig. 8.5.5 Operation examples during pulse period measurement (when free-run count type is selected)

8.5 Pulse period/pulse width measurement mode




Fig. 8.5.6 Operation example during the pulse width measurement (when counter clear type is selected)

TIMER B

8.5 Pulse period/pulse width measurement mode




Fig. 8.5.7 Operation example during the pulse width measurement (when free-run count type is selected)

[Precautions for pulse period/pulse width measurement mode]

[Precautions for pulse period/pulse width measurement mode]

1. When the counter clear type is selected, a timer Bi interrupt request is generated by one of the following sources:

- Valid edge input of measured pulse
- Counter overflow

When an overflow generates an interrupt request, the timer Bi overflow flag will be set to "1."

2. When the free-run type is selected, the timer Bi interrupt request is generated only by the valid edge input of the pulse to be measured.
3. After reset, the timer Bi overflow flag is undefined. When a value is written to the timer Bi mode register after the next count timing of the count source with the count start bit = "1," this flag will be cleared to "0."
4. An undefined value is transferred to the reload register at the first valid edge input after the count start. In this case, no timer Bi interrupt request will occur.
5. The counter value at count start is undefined. Therefore, there is a possibility that a counter overflow occurs immediately after the counting starts. In this case, the timer Bi overflow flag becomes "1"; and when the counter clear type is selected, a timer Bi interrupt request is generated.
6. If the contents of the measurement mode select bits are changed after the count start, the timer Bi interrupt request bit is set to "1." When the value, which has been set in these bits before, are written again, the timer Bi interrupt request bit will not change.
7. When using timer B2, be sure to clear the timer B2 clock source select bit (bit 6 at address 63₁₆) to "0."
8. If the input signal to the TB_{IN} pin is affected by noise, etc., there is a possibility that the counter cannot perform the exact measurement. We recommend to verify, by software, that the measurement values are within a constant range.

TIMER B

[Precautions for pulse period/pulse width measurement mode]

MEMORANDUM

CHAPTER 9

PULSE OUTPUT PORT MODE

- 9.1 Overview
- 9.2 Block description
- 9.3 Setting of pulse output port mode
- 9.4 Pulse output port mode operation
- [Precautions for pulse output port mode]

PULSE OUTPUT PORT MODE

9.1 Overview

9.1 Overview

The pulse output port mode function is used to change the output levels at several pins simultaneously with the following: each underflow occurrence in timer A or each valid edge input of an external signal. The pulse output port mode has two operation modes as listed in Table 9.1.1.

Table 9.1.1 Overview of pulse output port mode

Operation mode	Pulse mode 0		Pulse mode 1
Pulse output pins	RTP0 ₀ to RTP0 ₃ (P6 ₀ to P6 ₃)	RTP1 ₀ , RTP1 ₁ (P6 ₄ , P6 ₅)	RTP0 ₀ to RTP0 ₃ , RTP1 ₀ , RTP1 ₁ (P6 ₀ to P6 ₃ , P6 ₄ , P6 ₅)
Pulse output trigger	Underflow occurrence in timer A0 or Valid edge of signal input to pin RTP _{TRG0}	Underflow of timer A3	Underflow of timer A0 or Valid edge of signal input to pin RTP _{TRG0}
Register where output data is to be set	Three-phase output data register 0 (bits 0 to 3)	Three-phase output data register 1 (bits 4, 5)	Three-phase output data register 0 (bits 0 to 5)
Pulse width modulation	Available (timer A1 used)	Not available	Available (Note) (timers A1, A2, A4 used)
Negative pulse output	Available	Available	Available
Pulse-output-cutoff signal input pin	P6OUT _{CUT} (Input of falling edge)	—	P6OUT _{CUT} (Input of falling edge)

Note: The pulse output pins, where pulse width modulation is to be applied, determine the timer to be used.

- ① 6 pins
RTP0₀ to RTP0₃, RTP1₀, RTP1₁: timer A1
- ② 2 groups of 3 pins
 - RTP0₀ to RTP0₂: timer A1
 - RTP0₃, RTP1₀, RTP1₁: timer A2
- ③ 3 groups of 2 pins
 - RTP0₀, RTP0₁: timer A1
 - RTP0₂, RTP0₃: timer A2
 - RTP1₀, RTP1₁: timer A4

9.2 Block description

Figure 9.2.1 shows the block diagram in the pulse output port mode. Also, the pulse-output-port-mode-relevant registers are described below.

In the pulse output port mode and three-phase waveform mode, the following registers are used in common: the waveform output mode register (address $A6_{16}$), three-phase output data register 0 (address $A8_{16}$), and three-phase output data register 1 (address $A9_{16}$). After the pulse output port mode is set by the waveform output select bits (bits 2 to 0 at address $A6_{16}$), be sure to set the relevant registers.

Note that, when not using the pulse output port mode and three-phase waveform mode, be sure to fix the waveform output select bits (bits 2 to 0 at address $A6_{16}$) to “000₂.”




Fig. 9.2.1 Block diagram in pulse output port mode

PULSE OUTPUT PORT MODE

9.2 Block description

9.2.1 Waveform output mode register

Figure 9.2.2 shows the structure of the waveform output mode register (in pulse output port mode).

b7

b6

b5

b4

b3

b2

b1

b0

Bit	Bit name	Function	At reset	R/W
0	Waveform output select bits (Note)	See Table 9.2.1.	0	RW
1			0	RW
2			0	RW
3	Pulse output mode select bit	0 : Pulse mode 0 1 : Pulse mode 1	0	RW
4	Pulse width modulation timer select bits	See Table 9.2.2.	0	RW
5			0	RW
6	Waveform output control bit 0	When pulse mode 0 is selected, 0 : RTP1 ₀ , RTP1 ₁ : pulse outputs are disabled. 1 : RTP1 ₀ , RTP1 ₁ : pulse outputs are enabled. When pulse mode 1 is selected, fix this bit to "0."	0	RW
7	Waveform output control bit 1	When pulse mode 0 is selected, 0 : RTP0 ₀ to RTP0 ₃ : pulse outputs are disabled. 1 : RTP0 ₀ to RTP0 ₃ : pulse outputs are enabled. When pulse mode 1 is selected, 0 : RTP0 ₀ to RTP0 ₃ , RTP1 ₀ , RTP1 ₁ : pulse outputs are disabled. 1 : RTP0 ₀ to RTP0 ₃ , RTP1 ₀ , RTP1 ₁ : pulse outputs are enabled.	0	RW

Note: When not using the pulse output port mode and three-phase waveform mode, be sure to fix these bits to "000z."

Fig. 9.2.2 Structure of waveform output mode register (in pulse output port mode)

(1) Waveform output select bits (bits 2 to 0)

These bits are used to select whether a pin serves as a programmable I/O port pin or a pulse output pin. Table 9.2.1 lists the functions of the waveform output select bits.

Table 9.2.1 Functions of waveform output select bits

b2 b1 b0	000	001	010	011
Pulse mode 0 (Note)	P6 ₅ /RTP ₁ ₁ } P6 ₄ /RTP ₁ ₀ } Port	P6 ₅ /RTP ₁ ₁ } P6 ₄ /RTP ₁ ₀ } Port	P6 ₅ /RTP ₁ ₁ } RTP P6 ₄ /RTP ₁ ₀ } RTP	P6 ₅ /RTP ₁ ₁ } RTP P6 ₄ /RTP ₁ ₀ } RTP
	P6 ₃ /RTP ₀ ₃ } P6 ₂ /RTP ₀ ₂ } P6 ₁ /RTP ₀ ₁ } P6 ₀ /RTP ₀ ₀ } Port	P6 ₃ /RTP ₀ ₃ } P6 ₂ /RTP ₀ ₂ } P6 ₁ /RTP ₀ ₁ } P6 ₀ /RTP ₀ ₀ } RTP	P6 ₃ /RTP ₀ ₃ } P6 ₂ /RTP ₀ ₂ } P6 ₁ /RTP ₀ ₁ } P6 ₀ /RTP ₀ ₀ } Port	P6 ₃ /RTP ₀ ₃ } P6 ₂ /RTP ₀ ₂ } P6 ₁ /RTP ₀ ₁ } P6 ₀ /RTP ₀ ₀ } RTP
Pulse mode 1 (Note)	P6 ₅ /RTP ₁ ₁ } P6 ₄ /RTP ₁ ₀ } P6 ₃ /RTP ₀ ₃ } P6 ₂ /RTP ₀ ₂ } P6 ₁ /RTP ₀ ₁ } P6 ₀ /RTP ₀ ₀ } Port	P6 ₅ /RTP ₁ ₁ } P6 ₄ /RTP ₁ ₀ } P6 ₃ /RTP ₀ ₃ } P6 ₂ /RTP ₀ ₂ } P6 ₁ /RTP ₀ ₁ } P6 ₀ /RTP ₀ ₀ } RTP	Do not select.	Do not select.

Port: This serves as a programmable I/O port pin or timer I/O pin.

RTP: This serves as a pulse output pin regardless of the contents of the corresponding port direction register.

Note: This is selected by the pulse output mode select bit (bit 3 at address A6₁₆).

PULSE OUTPUT PORT MODE

9.2 Block description

(2) Pulse output mode select bit (bit 3)

This bit is used to select the type of the pulse output port mode: pulse mode 0 or pulse mode 1.

(3) Pulse width modulation timer select bits (bits 5 and 4)

These bits are used to select the type of the pulse width modulation. Table 9.2.2 lists the functions of the pulse width modulation timer select bits.

Table 9.2.2 Functions of pulse width modulation timer select bits

b5 b4	00	01	10	11
Pulse mode 0 (Note)	$\left. \begin{array}{l} P6_3/RTP0_3 \\ P6_2/RTP0_2 \\ P6_1/RTP0_1 \\ P6_0/RTP0_0 \end{array} \right\} \text{Timer A1}$	Do not select.	Do not select.	Do not select.
Pulse mode 1	$\left. \begin{array}{l} P6_5/RTP1_1 \\ P6_4/RTP1_0 \\ P6_3/RTP0_3 \\ P6_2/RTP0_2 \\ P6_1/RTP0_1 \\ P6_0/RTP0_0 \end{array} \right\} \text{Timer A1}$	$\left. \begin{array}{l} P6_5/RTP1_1 \\ P6_4/RTP1_0 \\ P6_3/RTP0_3 \end{array} \right\} \text{Timer A2}$ $\left. \begin{array}{l} P6_2/RTP0_2 \\ P6_1/RTP0_1 \\ P6_0/RTP0_0 \end{array} \right\} \text{Timer A1}$	$\left. \begin{array}{l} P6_5/RTP1_1 \\ P6_4/RTP1_0 \end{array} \right\} \text{Timer A4}$ $\left. \begin{array}{l} P6_3/RTP0_3 \\ P6_2/RTP0_2 \end{array} \right\} \text{Timer A2}$ $\left. \begin{array}{l} P6_1/RTP0_1 \\ P6_0/RTP0_0 \end{array} \right\} \text{Timer A1}$	Do not select.

Note: The pulse width modulation cannot be applied to pins RTP1₀ and RTP1₁.

(4) Waveform output control bit 0 (bit 6)

- Pulse mode 0
When this bit is set to “1,” pulse output from pins RTP1₀ and RTP1₁ becomes enabled.
When this bit is cleared to “0,” pins RTP1₀ and RTP1₁ enter the floating state.
- Pulse mode 1
Fix this bit to “0.”

(5) Waveform output control bit 1 (bit 7)

- Pulse mode 0
When this bit is set to “1,” pulse output from pins RTP0₀ to RTP0₃ becomes enabled.
When this bit is cleared to “0,” pins RTP0₀ to RTP0₃ enter the floating state.
- Pulse mode 1
When this bit is set to “1,” pulse output from pins RTP0₀ to RTP0₃, RTP1₀, and RTP1₁ becomes enabled.
When this bit is cleared to “0,” pins RTP0₀ to RTP0₃, RTP1₀, and RTP1₁ enter the floating state.

When a falling edge is input to pin $\overline{P6OUT_{CUT}}$, this bit becomes “0.” (See Figure 9.2.8.)

PULSE OUTPUT PORT MODE

9.2 Block description

9.2.2 Three-phase output data registers 0, 1

Figure 9.2.3 shows the structures of three-phase output data registers 0, 1 (in the pulse output port mode).




Fig. 9.2.3 Structures of three-phase output data registers 0, 1 (in pulse output port mode)

PULSE OUTPUT PORT MODE

9.2 Block description

(1) RTP0₀ to RTP0₃ pulse output data bits (bits 0 to 3 at address A8₁₆)

Each time when a pulse output trigger is generated, the contents written to these bits are output from the corresponding pulse output pins (**Note**). The pulse output trigger can be selected by the pulse output trigger select bits (bits 7, 6 at address A8₁₆).

(2) RTP1₀, RTP1₁ pulse output data bits (bits 4, 5 at address A8₁₆)

These bits are valid in pulse mode 1.

Each time when a pulse output trigger is generated, the contents written to these bits are output from the corresponding pulse output pins (**Note**). The pulse output trigger can be selected by the pulse output trigger select bits (bits 7, 6 at address A8₁₆).

These bits are invalid in pulse mode 0.

(3) Pulse output trigger select bits (bits 7, 6 at address A8₁₆)

The pulse output trigger can be selected from an internal trigger and an external trigger. When using an external trigger (input signal to pin RTP_{TRG0}), be sure to clear the corresponding bit of the direction register of the port, which is multiplexed with pin RTP_{TRG0}, in order to set this port pin for the input mode.

(4) Pulse width modulation enable bits 0 to 2 (bits 0 to 2 at Address A9₁₆)

These bits are used to select the pins, where the pulse width modulation is to be applied. Synchronous with a pulse output trigger, the contents of these bits become valid. Table 9.2.3 lists the pulse-width-modulation-relevant bits.

(5) Pulse output polarity select bit (bit 3 at address A9₁₆)

When this bit = "0," the data corresponding to the contents which have been set in the RTP0₀ to RTP0₃, RTP1₀, RTP1₁ pulse output data bits are output from pins RTP0₀ to RTP0₃, RTP1₀, RTP1₁.

When this bit = "1," the contents which have been set in the RTP0₀ to RTP0₃, RTP1₀, RTP1₁ pulse output data bits are reversed (in other words, pulses with the negative polarity are generated here.); and then, these pulses with the negative polarity are output from pins RTP0₀ to RTP0₃, RTP1₀, RTP1₁.

(6) RTP1₀, RTP1₁ pulse output data bits (bits 4, 5 at address A9₁₆)

These bits are valid in pulse mode 0.

Each time when an underflow occurs in timer A3, the contents which have been written to these bits are output from the corresponding pulse output pins (**Note**).

These bits are invalid in pulse mode 1.

Note: The output level at a pulse output pin is undefined in the period from when data is written to these bits until the first occurrence of a pulse output trigger. If it is necessary to avoid this state, perform "Processing of avoiding undefined output before starting pulse output" in Figure 9.3.2.

PULSE OUTPUT PORT MODE

9.2 Block description

Table 9.2.3 Pulse-width-modulation-related bits

Pulse output pins where pulse width modulation is to be applied (Timers used for pulse width modulation)			Pulse width modulation timer select bits (bits 5, 4 at address A6 ₁₆)	Pulse width modulation enable bit 2 (bit 2 at address A9 ₁₆)	Pulse width modulation enable bit 1 (bit 1 at address A9 ₁₆)	Pulse width modulation enable bit 0 (bit 0 at address A9 ₁₆)
Pulse mode 0	4 pins	RTP0 ₃ to RTP0 ₀ (Timer A1)	00	X	X	1
Pulse mode 1	6 pins	RTP1 ₁ , RTP1 ₀ , RTP0 ₃ to RTP0 ₀ (Timer A1)	00	X	X	1
	In a unit of 3 pins	RTP1 ₁ , RTP1 ₀ , RTP0 ₃ (Timer A2)	01	X	1	X
		RTP0 ₂ to RTP0 ₀ (Timer A1)		X	X	1
	In a unit of 2 pins	RTP1 ₁ , RTP1 ₀ (Timer A4)	10	1	X	X
		RTP0 ₃ , RTP0 ₂ (Timer A2)		X	1	X
		RTP0 ₁ , RTP0 ₀ (Timer A1)		X	X	1

X: It may be either "0" or "1."

PULSE OUTPUT PORT MODE

9.2 Block description

9.2.3 Port P2 direction register, Port P7 direction register

Figure 9.2.4 shows the structure of the port P2 pin function control register; Figure 9.2.5 shows the relationship between the port P2/P7 direction register and pulse output trigger input pins.

The allocation of the pulse output trigger input pin can be changed by the pin $\overline{\text{INT}}_3/\text{RTP}_{\text{TRG0}}$ select bit.

When using pin $\text{P7}_4(\text{P2}_7)/\text{RTP}_{\text{TRG0}}$ as a pulse output trigger input pin, be sure to clear the corresponding bit of the direction register of the port, which is multiplexed with pin RTP_{TRG0} , in order to set this port pin for the input mode.




Fig. 9.2.4 Structure of port P2 pin function control register

PULSE OUTPUT PORT MODE

9.2 Block description




Fig. 9.2.5 Relationship between port P2/P7 direction register and pulse output trigger input pins

PULSE OUTPUT PORT MODE

9.2 Block description

9.2.5 Pin $\overline{\text{P6OUT}}_{\text{CUT}}$ (pulse-output-cutoff signal input pin)

When a falling edge is input to pin $\overline{\text{P6OUT}}_{\text{CUT}}$, the waveform output control bit 1 (bit 7 at address A6₁₆) becomes “0” and the pulse output pins enter the floating state. (In other words, pulse output becomes disabled.) The pulse output pins where pulse output is to be inactive depend on the pulse output mode.

- Pulse mode 0: RTP0₀ to RTP0₃
- Pulse mode 1: RTP0₀to RTP0₃, RTP1₀, RTP1₁

When restarting pulse output after the pulse output becomes inactive, be sure to return the input level at pin $\overline{\text{P6OUT}}_{\text{CUT}}$ to “H” level; and then, be sure to set the waveform output control bit 1 to “1.” When the input level at pin $\overline{\text{P6OUT}}_{\text{CUT}}$ is “L” level, the waveform output control bit 1 cannot be “1.”

Also, at this time, bits 0 through 5 of the port P6 direction register (address 10₁₆) become “000000₂.” (Refer to section “5.2.3 Pin $\overline{\text{P6OUT}}_{\text{CUT}}/\text{INT}_4$.”) Therefore, if it is necessary to switch port pins P6₀ through P6₅ to port output pins, be sure to do as follows:

- ① Return the input level at pin $\overline{\text{P6OUT}}_{\text{CUT}}$ to “H” level.
- ② Write data to the port P6 register (address E₁₆)’s bits, corresponding to the port P6 pins which will output data.
- ③ Set the port P6 direction register’s bits, corresponding to the port P6 pins in ②, to “1” in order to set these port pins to the output mode.

When the input level at pin $\overline{\text{P6OUT}}_{\text{CUT}}$ is “L” level, no bit of the port P6 direction register can be “1.”

Figure 9.2.8 shows the relationship between the $\overline{\text{P6OUT}}_{\text{CUT}}$ input, waveform output control bit 1, and pulse output pin.

Note that, when not making the pulse output inactive by using pin $\overline{\text{P6OUT}}_{\text{CUT}}$, be sure to connect pin $\overline{\text{P6OUT}}_{\text{CUT}}$ to Vcc via a resistor.




Fig. 9.2.8 Relationship between $\overline{\text{P6OUT}}_{\text{CUT}}$ input, waveform output control bit 1, and pulse output pin

PULSE OUTPUT PORT MODE

9.3 Setting of pulse output port mode

9.3 Setting of pulse output port mode

Figures 9.3.1 to 9.3.5 show an initial setting example for registers relevant to the pulse output port mode, where an underflow of timer A0 is used as a pulse output trigger (in pulse mode 1). Note that when using interrupts, set up to enable the interrupts. For details, refer to “CHAPTER 6. INTERRUPTS.”




Fig. 9.3.1 Initial setting example for registers relevant to pulse output port mode (in pulse mode 1) (1)

PULSE OUTPUT PORT MODE

9.3 Setting of pulse output port mode




Fig. 9.3.2 Initial setting example for registers relevant to pulse output port mode (in pulse mode 1) (2)

PULSE OUTPUT PORT MODE

9.3 Setting of pulse output port mode




Fig. 9.3.3 Initial setting example for registers relevant to pulse output port mode (in pulse mode 1) (3)

PULSE OUTPUT PORT MODE

9.3 Setting of pulse output port mode




Fig. 9.3.4 Initial setting example for registers relevant to pulse output port mode (in pulse mode 1) (4)

PULSE OUTPUT PORT MODE

9.3 Setting of pulse output port mode




Fig. 9.3.5 Initial setting example for registers relevant to pulse output port mode (in pulse mode 1) (5)

PULSE OUTPUT PORT MODE

9.4 Pulse output port mode operation

9.4 Pulse output port mode operation

9.4.1 Pulse output trigger

(1) RTP0₀ to RTP0₃ in pulse mode 0, Pulse mode 1

The pulse output trigger can be selected from an internal trigger and an external trigger.

When the pulse output trigger select bits (bits 7, 6 at address A8₁₆) = "00₂," an internal trigger is selected; when these bits = "01₂," "10₂," or "11₂," an external trigger is selected.

■ Internal trigger

A trigger occurs at an underflow of timer A0. This trigger occurrence can be confirmed by using the timer A0 interrupt request bit.

■ External trigger

A trigger occurs at a valid edge input to pin RTP_{TRG0} (**Note**). This trigger occurrence can be confirmed by using the $\overline{\text{INT}}_3$ interrupt request bit. Table 9.4.1 lists the setting of $\overline{\text{INT}}_3$ according to valid edges.

Also, the allocation of pin RTP_{TRG0} can be changed by the pin $\overline{\text{INT}}_3$ /RTP_{TRG0} select bit (bit 3 at address AE₁₆).

Be sure to clear the port direction register's bit, corresponding to pin RTP_{TRG0}, to "0" in order to set the port pin to the input mode.

Note: This is set by the pulse output trigger select bits (bits 7, 6 at address A8₁₆).

Table 9.4.1 Setting of $\overline{\text{INT}}_3$ according to valid edges

Valid edge input to pin RTP _{TRG0}	Setting of $\overline{\text{INT}}_3$ (Note)
Falling	Falling (edge sense)
Rising	Rising (edge sense)
Falling and Rising	Falling and Rising (edge sense): used alternately

Note: Refer to section "6.10 External interrupts."

(2) RTP1₀, RTP1₁ in pulse mode 0

The pulse output trigger is an internal trigger.

A trigger occurs at an underflow of timer A3. This trigger occurrences can be confirmed by using the timer A3 interrupt request bit.

PULSE OUTPUT PORT MODE

9.4 Pulse output port mode operation

9.4.2 Operation at internal trigger

- ① When the timer Ai (i = 0, 3) count start bit is set to “1,” the counter starts counting of a count source.
- ② The contents of the pulse output data bits of three-phase output data registers 0, 1 are output from the corresponding pulse output pins at each underflow of timer Ai. While the pulse width modulation is selected, the pulse width modulation is performed for “H” level output.
The timer reloads the contents of the reload register and continues counting.
- ③ The timer Ai interrupt request bit is set to “1” when the counter underflows in ②. The interrupt request bit retains “1” until the interrupt request is accepted or it is cleared to “0” by software.
- ④ Write the next output data into three-phase output data registers 0, 1 during a timer Ai interrupt routine (or after the confirmation of a timer Ai interrupt request occurrence.)

Figures 9.4.1 to 9.4.3 show examples of pulse output port mode operations.




Fig. 9.4.1 Example of pulse output port mode operation (1)

PULSE OUTPUT PORT MODE

9.4 Pulse output port mode operation




Fig. 9.4.2 Example of pulse output port mode operation (2)

PULSE OUTPUT PORT MODE

9.4 Pulse output port mode operation




Fig. 9.4.3 Example of pulse output port mode operation (3)

PULSE OUTPUT PORT MODE

9.4 Pulse output port mode operation

9.4.3 Operation at external trigger

- ① Each time when a valid edge of a signal input to pin RTP_{TRG0} (**Note**) is input, the contents of the pulse output data bits of three-phase output data register 0 are output from the corresponding pulse output pins. When the pulse width modulation is selected, the pulse width modulation is applied to “H” level output.
- ② The \overline{INT}_3 interrupt request bit is set to “1” when a valid edge (①) is input. (Refer to section “9.4.1 Pulse output trigger.”) The interrupt request bit retains “1” until the interrupt request is accepted or it is cleared by software.
- ③ Write the next output data into three-phase output data register 0 during an \overline{INT}_3 interrupt routine (or after the confirmation of an \overline{INT}_3 interrupt request occurrence).

Note: This is set by the pulse output trigger select bits (bits 7, 6 at address $A8_{16}$).

PULSE OUTPUT PORT MODE

[Precautions for pulse output port mode]

[Precautions for pulse output port mode]

1. When using the pulse output port mode, be sure to set the relevant registers after the pulse output port mode is set by the waveform output select bits (bits 2 to 0 at address A6₁₆).
When not using the pulse output port mode and three-phase waveform mode, be sure to fix the waveform output select bits (bits 2 to 0 at address A6₁₆) to "000₂."
2. When performing the pulse width modulation, be sure to use timers A1, A2, A4 in the pulse width modulation mode. (Refer to section "**7.6 Pulse width modulation (PWM) mode.**") Note that, from pin P2₀/TA4_{OUT}, a PWM pulse by timer A4 is output. When it is unnecessary to output a PWM pulse, be sure to clear bit 2 of the timer A4 mode register (address 5A₁₆) to "0." At this time, pin P2₀ can be used as a programmable I/O port pin.
3. Note that, when not making the pulse output inactive by input of a falling edge to pin $\overline{\text{P6OUT}}_{\text{CUT}}$, be sure to connect pin $\overline{\text{P6OUT}}_{\text{CUT}}$ to Vcc via a resistor.

CHAPTER 10

THREE-PHASE WAVEFORM MODE

- 10.1 Overview
- 10.2 Block description
- 10.3 Three-phase mode 0
- 10.4 Three-phase mode 1
- 10.5 Three-phase waveform output fixation
- 10.6 Position-data-retain function
- [Precautions for three-phase waveform mode]

THREE-PHASE WAVEFORM MODE

10.1 Overview

10.1 Overview

The three-phase waveform mode serves as follows: three-phase waveforms (3 positive waveforms and 3 negative waveforms) are output from the three-phase waveform output pins. The three-phase waveform mode consists of “three-phase mode 0” and “three-phase mode 1.”

Table 10.1.1 lists the specifications of the three-phase waveform mode, Table 10.1.2 lists the comparison of operations in three-phase mode 0 and 1, and Figure 10.1.1 shows the comparison of waveforms in three-phase mode 0 and 1.

Table 10.1.1 Specifications of three-phase waveform mode

Item	Specifications	
Three-phase waveform output pins	6 pins (U, \bar{U} , V, \bar{V} , W, \bar{W})	
Three-phase-waveform-output-forcibly-cutoff signal input pin	P6OUT _{CUT} (Input of falling edge)	
Operation modes	Three-phase mode 0	A timer A3 interrupt request occurs at each timer A3 underflow.
	Three-phase mode 1	A timer A3 interrupt request occurs at each second timer A3 underflow or forth one.
Timer to be used	Timers A0 through A2 (Used in the one-shot pulse mode) <ul style="list-style-type: none"> • Timer A0 : W- and \bar{W}-phase waveform control • Timer A1 : V- and \bar{V}-phase waveform control • Timer A2 : U- and \bar{U}-phase waveform control Timer A3 (Used in the timer mode) <ul style="list-style-type: none"> • Output period control 	
Three-phase waveform period	$\frac{1}{f_1}$ to $\frac{1}{f_{4096}}$ × 65536	
Output waveform and Output width	Saw-tooth-wave modulation output	$\frac{1}{f_1}$ to $\frac{1}{f_{4096}}$ × 65535 (Note)
	Triangular wave modulation output	$\frac{1}{f_1} \times 2$ to $\frac{1}{f_{4096}} \times 65535 \times 2$ (Note)
	Fixed level output	Each of the U, V, W phases is fixed to an arbitrary level. Each of the \bar{U} , \bar{V} , \bar{W} phases is fixed to the reversed level of the corresponding positive phase (the U, V, W phases).
Dead time (width)	Dead-time timer is used. See Table 10.2.1.	

Note: This value does not include the dead time.

Table 10.1.2 Comparison of operations in three-phase mode 0 and 1

	Three-phase mode 0	Three-phase mode 1
Timer A3 interrupt request occurrence interval	Each timer A3 underflow	Each second timer A3 underflow or forth one is selected by software.
Timers A0 through A2	Each timer uses one register.	Each timer uses two registers alternately.
Output polarity	<ul style="list-style-type: none"> • By software, the output polarity can be set to the output polarity set buffer of the U, V, or W phases. • If necessary, the contents of each output polarity set buffer are reversed by software. 	<ul style="list-style-type: none"> • By software, the output polarity can be set to the three-phase output polarity set buffer. • At each period, the contents of the three-phase output polarity set buffer are reversed by hardware.

THREE-PHASE WAVEFORM MODE

10.1 Overview




Fig. 10.1.1 Comparison of waveforms in three-phase mode 0 and 1

THREE-PHASE WAVEFORM MODE

10.2 Block description

10.2.1 Waveform output mode register

Figure 10.2.2 shows the structure of the waveform output mode register (the three-phase waveform mode). Note that writing to bits 0 through 6 of this register must be performed when the counting in timers A0 through A3 is halts.

Waveform output mode register (Address A6₁₆)

b7	b6	b5	b4	b3	b2	b1	b0
		X			1	0	0

Bit	Bit name	Function	At reset	R/W
0	Waveform output select bits (Note 1)	<div style="font-size: 0.8em; margin-bottom: 5px;">b2 b1 b0</div> 1 0 0 : Three-phase waveform mode	0	RW
1			0	RW
2			0	RW
3	Three-phase output polarity set buffer (Valid in three-phase mode 1) (Note 2)	0 : "H" output 1 : "L" output	0	RW
4	Three-phase mode select bit	0 : Three-phase mode 0 1 : Three-phase mode 1	0	RW
5	Invalid in the three-phase waveform mode.		0	RW
6	Dead-time timer trigger select bit (Note 3)	0: Both falling and rising edges of one-shot pulse for timers A0 to A2 1: Only the falling edge of one-shot pulse for timers A0 to A2	0	RW
7	Waveform output control bit	0 : Waveform output disabled 1 : Waveform output enabled	0	RW

X: It may be either "0" or "1."

Notes 1: When not using the pulse output mode and three-phase waveform mode, be sure to fix these bits to "000₂."

2: This bit is invalid in three-phase mode 0.

3: When the saw-tooth-wave modulation output is performed, be sure to fix this bit to "0."

4: Writing to any of bits 0 to 6 must be performed while counting for timers A0 to A3 halts.

Fig. 10.2.2 Structure of waveform output mode register (three-phase waveform mode)

THREE-PHASE WAVEFORM MODE

10.2 Block description

(1) Three-phase output polarity set buffer (bit 3)

This bit serves as the buffer to set the output polarity of the three-phase waveform and is used in three-phase mode 1. (Refer to section “10.2.9 Output polarity set toggle flip-flop.”)

(2) Three-phase mode select bit (bit 4)

This bit is used to select three-phase mode 0 or 1.

(3) Dead-time timer trigger select bit (bit 6)

This bit is used to select a trigger of the dead-time timer.

The saw-tooth-wave modulation requires that this bit is fixed to “0.”

(4) Waveform output control bit (bit 7)

Setting of this bit to “1” allows the three-phase waveform output from the three-phase waveform output pins. Clearance of this bit to “0” makes the three-phase waveform output pins floating.

When a falling edge is input to pin P6OUT_{CUT}, this bit becomes “0.” (See Figure 10.2.15.)

THREE-PHASE WAVEFORM MODE

10.2 Block description

10.2.2 Dead-time timer register

Figure 10.2.3 shows the structure of the Dead-time timer register.




Fig. 10.2.3 Structure of dead-time timer register

The dead-time timer is used to count the time to prevent "L" level of positive waveform outputs from overlapping with "L" level of their negative waveform outputs. (This time is referred to as "dead time.")

Figure 10.2.4 shows the structure of the dead-time timer.




Fig. 10.2.4 Structure of dead-time timer

THREE-PHASE WAVEFORM MODE

10.2 Block description

When a certain value is written to the dead-time timer register, this value is written to the dead-time reload register. The M37906 has three dead-time timers, and they are independent each other. When a trigger is generated due to each of timers A0 through A2, the contents of the dead-time timer reload register are reloaded; and then, the selected count source is counted down. Simultaneously, the one-shot pulse is output. A trigger is selected by the dead-time timer trigger select bit (bit 6 at address A6₁₆), and the count source is selected by the clock-source-of-dead-time-timer select bits (bits 7, 6 at address A8₁₆). When an underflow occurs, the counting becomes inactive.

Figure 10.2.5 shows the relationship between the dead-time timer's pulse and trigger, and Table 10.2.1 lists the pulse width of the dead-time timer.




Fig. 10.2.5 Relationship between dead-time timer's pulse and trigger

Table 10.2.1 Pulse width of dead-time timer

Trigger		Pulse width	
State at trigger input	Edge	n : 00 ₁₆	n : 01 ₁₆ through FF ₁₆
Dead-time timer: inactive	Rising edge of timer Ai one-shot pulse	$258 \times \frac{1}{f_i}$	$(n+2) \times \frac{1}{f_i}$
	Falling edge of timer Ai one-shot pulse	$257 \times \frac{1}{f_i}$	$(n+1) \times \frac{1}{f_i}$
Dead-time timer: active	Rising edge of timer Ai one-shot pulse (Re-trigger)	$257 \times \frac{1}{f_i}$ (Note)	$(n+1) \times \frac{1}{f_i}$ (Note)
	Falling edge of timer Ai one-shot pulse (Re-trigger)		

n: A value which is set in the dead-time timer (address A7₁₆)

f_i: The dead-time timer's clock source (f₂, f₂/2, f₂/4)

Note: Width of pulse starting from a re-trigger occurrence timing

THREE-PHASE WAVEFORM MODE

10.2 Block description

10.2.3 Three-phase output data register 0

Figure 10.2.6 shows the structure of the three-phase output data register 0 (the three-phase waveform mode).

For bits 7 and 6, refer to section “10.2.2 Dead-time timer.”

Three-phase output data register 0 (Address A8₁₆)

b7	b6	b5	b4	b3	b2	b1	b0
		X	X				

Bit	Bit name	Function	At reset	R/W
0	W-phase output fix bit	0 : Released from output fixation 1 : Output fixed	0	RW
1	V-phase output fix bit	0 : Released from output fixation 1 : Output fixed	0	RW
2	U-phase output fix bit	0 : Released from output fixation 1 : Output fixed	0	RW
3	W-phase output polarity set buffer (Valid in three-phase mode 0.) (Note)	0 : "H" output 1 : "L" output	0	RW
5, 4	Invalid in the three-phase waveform mode.		0	RW
6	Clock-source-of-dead-time-timer select bits	b7 b6 0 0 : f ₂ 0 1 : f ₂ /2	0	RW
7		1 0 : f ₂ /4 1 1 : Do not select.	0	RW

X: It may be either "0" or "1."

Note: This bit is invalid in three-phase mode 1.

Fig. 10.2.6 Structure of three-phase output data register 0 (three-phase waveform mode)

(1) W-phase output fix bit (bit 0)

Setting of this bit to “1” fixes the output level at the W-phase waveform output pin to the level which is selected by the W-phase fixed output’s polarity set bit (bit 0 at address A9₁₆); vice versa, the output level at the \bar{W} -phase waveform output pin is reversed.

(2) V-phase output fix bit (bit 1)

Setting of this bit to “1” fixes the output level at the V-phase waveform output pin to the level which is selected by the V-phase fixed output’s polarity set bit (bit 1 at address A9₁₆); vice versa, the output level at the \bar{V} -phase waveform output pin is reversed.

(3) U-phase output fix bit (bit 2)

Setting of this bit to “1” fixes the output level at the U-phase waveform output pin to the level which is selected by the U-phase fixed output’s polarity set bit (bit 2 at address A9₁₆); vice versa, the output level at the \bar{U} -phase waveform output pin is reversed.

(4) W-phase output polarity set buffer (bit 3)

This bit serves as the buffer to set the W-phase output polarity and is used in three-phase mode 0. (Refer to section “10.2.9 Output polarity set toggle flip-flop.”)

THREE-PHASE WAVEFORM MODE

10.2 Block description

10.2.4 Three-phase output data register 1

Figure 10.2.7 shows the structure of the three-phase output data register 1 (the three-phase waveform mode).

Three-phase output data register 1 (Address A9₁₆)

b7	b6	b5	b4	b3	b2	b1	b0
X	X			X			

Bit	Bit name	Function	At reset	R/W
0	W-phase fixed output's polarity set bit (Note 1)	0 : "H" output fixed 1 : "L" output fixed	0	RW
1	V-phase fixed output's polarity set bit (Note 2)	0 : "H" output fixed 1 : "L" output fixed	0	RW
2	U-phase fixed output's polarity set bit (Note 3)	0 : "H" output fixed 1 : "L" output fixed	0	RW
3	Invalid in the three-phase waveform mode.		0	RW
4	V-phase output polarity set buffer (in three-phase mode 0)	0 : "H" output 1 : "L" output	0	RW
	Interrupt request interval set bit (in three-phase mode 1)	0 : Every second time 1 : Every forth time		
5	U-phase output polarity set buffer (in three-phase mode 0)	0 : "H" output 1 : "L" output	0	RW
	Interrupt validity output select bit (in three-phase mode 1)	0 : An interrupt request occurs at each even-numbered underflow of timer A3 1 : An interrupt request occurs at each odd-numbered underflow of timer A3		
7, 6	Invalid in the three-phase waveform mode.		0	RW

X: It may be either "0" or "1."

Notes 1: Valid when the W-phase output fix bit (bit 0 at address A8₁₆) = "1." Be sure not to change the value during output of a fixed value.

2: Valid when the V-phase output fix bit (bit 1 at address A8₁₆) = "1." Be sure not to change the value during output of a fixed value.

3: Valid when the U-phase output fix bit (bit 2 at address A8₁₆) = "1." Be sure not to change the value during output of a fixed value.

Fig. 10.2.7 Structure of three-phase output data register 1 (three-phase waveform mode)

THREE-PHASE WAVEFORM MODE

10.2 Block description

(1) W-phase fixed output's polarity set bit (bit 0)

Clearance of this bit to "0" fixes the output level at the W-phase waveform output pin to "H"; vice versa, setting of this bit to "1" fixes the output level at the W-phase waveform output pin to "L."

The output level at the \overline{W} -phase waveform output pin is reversed.

Note that this bit is valid only when the W-phase output fix bit (bit 0 at address A8₁₆) = "1."

(2) V-phase fixed output's polarity set bit (bit 1)

Clearance of this bit to "0" fixes the output level at the V-phase waveform output pin to "H"; vice versa, setting of this bit to "1" fixes the output level at the V-phase waveform output pin to "L."

The output level at the \overline{V} -phase waveform output pin is reversed.

Note that this bit is valid only when the V-phase output fix bit (bit 1 at address A8₁₆) = "1."

(3) U-phase fixed output's polarity set bit (bit 2)

Clearance of this bit to "0" fixes the output level at the U-phase waveform output pin to "H"; vice versa, setting of this bit to "1" fixes the output level at the U-phase waveform output pin to "L."

The output level at the \overline{U} -phase waveform output pin is reversed.

Note that this bit is valid only when the U-phase output fix bit (bit 2 at address A8₁₆) = "1."

(4) V-phase output polarity set buffer (bit 4) (in three-phase mode 0)

This bit serves as the buffer to set the V-phase output polarity. (Refer to section "10.2.9 Output polarity set toggle flip-flop.")

Interrupt request interval set bit (bit 4) (in three-phase mode 1)

Clearance of this bit to "0" generates a timer A3 interrupt request at every second time; vice versa, setting of this bit to "1" generates a timer A3 interrupt request at every forth time.

(Refer to section "10.4 Three-phase mode 1.")

(5) U-phase output polarity set buffer (bit 5) (in three-phase mode 0)

This bit serves as the buffer to set the U-phase output polarity. (Refer to section "10.2.9 Output polarity set toggle flip-flop.")

Interrupt validity output select bit (bit 5) (in three-phase mode 1)

Clearance of this bit to "0" generates a timer A3 interrupt request at every even-numbered underflow of timer A3; vice versa, setting of this bit to "1" generates a timer A3 interrupt request at every odd-numbered underflow of timer A3.

(Refer to section "10.4 Three-phase mode 1.")

THREE-PHASE WAVEFORM MODE

10.2 Block description




Fig. 10.2.11 Structures of timer A0/A1/A2 register and timer A0₁/A1₁/A2₁ register

10.2.8 Timer A3

Timer A3 is used to control the carrier's period of the whole three-phase waveform and is used in the timer mode.

Figure 10.2.12 shows the structure of the timer A3 mode register (the three-phase waveform mode).




Fig. 10.2.12 Structure of timer A3 mode register (three-phase waveform mode)

THREE-PHASE WAVEFORM MODE

10.2 Block description

10.2.9 Output polarity set toggle flip-flop

The output polarity set toggle flip-flops 0 through 2 are used to control the output polarity of the positive and negative phases of the three-phase waveform.

In three-phase mode 0, values are set into the U-, V-, W-phase output polarity set buffer (bits 5 and 4 at address A9₁₆ and bit 3 at address A8₁₆).

In three-phase mode 1, a value is set into the three-phase output polarity set buffer (bit 3 at address A6₁₆). These bits are transferred to the output polarity set toggle flip-flop at an underflow of timer A3.

The contents of the output polarity set toggle flip-flop are reversed at the end of the timer A0/A1/A2 one-shot pulse.

Table 10.2.2 lists the relationship between the contents of the output polarity set toggle flip-flop and the output level, and Figure 10.2.13 shows the operations of the output polarity set buffer and output polarity set toggle flip-flop.

Table 10.2.2 Relationship between contents of output polarity set toggle flip-flop and output level

Contents of output polarity set toggle flip-flop	Output level of positive phase	Output level of negative phase
0	H	L
1	L	H




Fig. 10.2.13 Operations of output polarity set buffer and output polarity set toggle flip-flop

THREE-PHASE WAVEFORM MODE

10.2 Block description

10.2.10 Three-phase waveform mode I/O pins

When the three-phase waveform mode is selected, port P6₀ through P6₅ pins become the three-phase waveform output pins, pin $\overline{\text{P6OUT}}_{\text{CUT}}$ becomes the three-phase-waveform-output-forcibly-cutoff signal input pin. Figure 10.2.14 shows the pins used in the three-phase waveform mode.




Fig. 10.2.14 Pins used in three-phase waveform mode

10.2.11 Pin $\overline{\text{P6OUT}}_{\text{CUT}}$ (three-phase-waveform-output-forcibly-cutoff signal input pin)

When a falling edge is input to pin $\overline{\text{P6OUT}}_{\text{CUT}}$, the waveform output control bit (bit 7 at address A6₁₆) becomes “0”; and then the three-phase waveform output pins enter the floating state. (In other words, the three-phase waveform output becomes inactive.)

When restarting the three-phase waveform output after this output becomes inactive, be sure to return the input level at pin $\overline{\text{P6OUT}}_{\text{CUT}}$ to “H”; and then, be sure to set the waveform output control bit to “1.” When the input level at pin $\overline{\text{P6OUT}}_{\text{CUT}}$ is “L,” the waveform output control bit cannot be “1.”

Also, at this time, bits 0 through 5 of the port P6 direction register (address 10₁₆) become “000000₂.” (Refer to section “5.2.3 Pin $\overline{\text{P6OUT}}_{\text{CUT}}/\overline{\text{INT}}_4$.”) Therefore, if it is necessary to switch port pins P6₀ through P6₅ to the port output pins, be sure to do as follows:

- ① Return the input level at pin $\overline{\text{P6OUT}}_{\text{CUT}}$ to “H” level.
- ② Write data to the port P6 register (address E₁₆)’s bits, corresponding to the port P6 pins which will output data.
- ③ Set the port P6 direction register’s bits, corresponding to the port P6 pins in ②, to “1” in order to set these port pins to the output mode.

When the input level at pin $\overline{\text{P6OUT}}_{\text{CUT}}$ is “L,” each bit of the port P6 direction register cannot be “1.”

Figure 10.2.15 shows the relationship between the $\overline{\text{P6OUT}}_{\text{CUT}}$ input, waveform output control bit, and three-phase waveform output pin.

Note that, when not inactivating the three-phase waveform output by using pin $\overline{\text{P6OUT}}_{\text{CUT}}$, be sure to connect pin $\overline{\text{P6OUT}}_{\text{CUT}}$ to Vcc via a resistor.




Fig. 10.2.15 Relationship between $\overline{\text{P6OUT}}_{\text{CUT}}$ input, waveform output control bit, and three-phase waveform output pin

THREE-PHASE WAVEFORM MODE

10.3 Three-phase mode 0

10.3 Three-phase mode 0

10.3.1 Setting for three-phase mode 0

Explanation of the triangular wave modulation output and saw-tooth-wave modulation output in three-phase mode 0 is described below. Table 10.3.1 lists the differences between the triangular wave modulation output and the saw-tooth-wave modulation output (in view of software).

Table 10.3.1 Differences between triangular wave modulation output and saw-tooth-wave modulation output (in view of software)

	Triangular wave modulation output	Saw-tooth-wave modulation output
Trigger of dead-time timer	Falling edge of timers A0 through A2	Falling and Rising edges of timers A0 through A2
Contents of output polarity set buffer	Reversed at each timer A3 interrupt request occurrence.	Not reversed.

Figures 10.3.1 and 10.3.2 show an initial setting example for registers relevant to three-phase mode 0, Figure 10.3.3 shows a data-updating example in three-phase mode 0.

Note that the initial output level at the three-phase waveform output pin is undefined. Be sure to start the three-phase waveform output (in other words, the waveform output is enabled.) after the output level at the three-phase waveform output pin is stabilized.

THREE-PHASE WAVEFORM MODE

10.3 Three-phase mode 0




Fig. 10.3.1 Initial setting example for registers relevant to three-phase mode 0 (1)

THREE-PHASE WAVEFORM MODE

10.3 Three-phase mode 0




Fig. 10.3.2 Initial setting example for registers relevant to three-phase mode 0 (2)

THREE-PHASE WAVEFORM MODE

10.3 Three-phase mode 0




Fig. 10.3.3 Data-updating example in three-phase mode 0

THREE-PHASE WAVEFORM MODE

10.3 Three-phase mode 0

10.3.2 Operation in three-phase wave mode 0

Figure 10.3.4 shows a triangular wave modulation output example (three-phase mode 0), and Figure 10.3.5 shows a saw-tooth-wave modulation output example (three-phase mode 0)

- ① When an underflow occurs in the timer A3 counter, a timer A3 interrupt request is generated; simultaneously, the one-shot pulse outputs of timer A0 through A2 are started. Also, the contents of the output polarity set buffer of each phase are transferred to the output polarity set toggle flip-flop. In the case of the saw-tooth-wave modulation output, the one-shot pulse of the dead-time timer is output. Also, each of the positive and negative waveform outputs is not allowed to become "L" level from "H" level until the reversed signal of the one-shot pulse output of the dead-time timer rises.
- ② The contents of the output polarity set toggle flip-flop are reversed at each falling edge of the one shot pulse output of timer A0/A1/A2. Simultaneously, the one-shot pulse of the dead-time timer is output.
- ③ Each of the positive and negative waveform outputs is not allowed to become "L" level from "H" level until the reversed signal of the one-shot pulse output of the dead-time timer rises.
- ④ In the case of the triangular wave modulation output, before an underflow occurs in the timer A3 counter again, be sure to write the next data to the output polarity set buffer of each phase.

Repeat procedures from ① through ④ for the three-phase waveform output control.

Figure 10.3.6 shows the triangular wave modulation output model (for one period), and Figure 10.3.7 shows the saw-tooth-wave modulation output model (for one period).

THREE-PHASE WAVEFORM MODE

10.3 Three-phase mode 0




Fig. 10.3.4 Triangular wave modulation output example (three-phase mode 0)

THREE-PHASE WAVEFORM MODE

10.3 Three-phase mode 0




Fig. 10.3.5 Saw-tooth wave modulation output example (three-phase mode 0)

THREE-PHASE WAVEFORM MODE

10.3 Three-phase mode 0




Fig. 10.3.6 Triangular wave modulation output model (for one period)

THREE-PHASE WAVEFORM MODE

10.3 Three-phase mode 0




Fig. 10.3.7 Saw-tooth-wave modulation output model (for one period)

THREE-PHASE WAVEFORM MODE

10.4 Three-phase mode 1

10.4 Three-phase mode 1

10.4.1 Setting for three-phase mode 1

In the triangular wave modulation, three-phase mode 1 is more efficiently controllable than three-phase mode 0. Therefore, three-phase mode 1 can mitigate the software's load.

Figure 10.4.1 and Figure 10.4.2 show an initial setting example of registers relevant to three-phase mode 1, and Figure 10.4.3 shows a data-updating example in three-phase mode 1.

Note that the initial output level at the three-phase waveform output pin is undefined. Be sure to start the three-phase waveform output (in other words, the waveform output is enabled.) after the output level at the three-phase waveform output pin is stabilized.

THREE-PHASE WAVEFORM MODE

10.4 Three-phase mode 1




Fig. 10.4.1 Initial setting example for registers relevant to three-phase mode 1 (1)

THREE-PHASE WAVEFORM MODE

10.4 Three-phase mode 1




Fig. 10.4.2 Initial setting example for registers relevant to three-phase mode 1 (2)

THREE-PHASE WAVEFORM MODE

10.4 Three-phase mode 1




Fig. 10.4.3 Data-updating example in three-phase mode 1

THREE-PHASE WAVEFORM MODE

10.4 Three-phase mode 1

10.4.2 Operation in three-phase mode 1

Figure 10.4.4 shows a triangular wave modulation output example (three-phase mode 1).

- ① When an underflow occurs in the timer A3 counter, a timer A3 interrupt request is generated; simultaneously, the one-shot pulse outputs of timers A0 through A2 are started. Also, the contents of the three-phase output polarity set buffer are transferred to the output polarity set toggle flip-flop, and then, the contents of the three-phase output polarity set buffer are reversed.
- ② The contents of the output polarity set toggle flip-flop are reversed at each falling edge of the one-shot pulse output of timer A0/A1/A2. Simultaneously, the one-shot pulse of the dead-time timer is output.
- ③ Each of the positive and negative waveform outputs is not allowed to become “L” level from “H” level until the reversed signal of the one-shot pulse output of the dead-time timer rises.

Repeat procedures from ① through ③ for the three-phase waveform output control.

In the case of three-phase mode 1, the value of timer A_i ($i = 0$ through 2) and the value of timer A_{i+1} are counted alternately. Immediately after the count start in timer A_i , however, the value of the timer A_i register is counted twice in succession. (It is a limitation to the case immediately after the count start in timer A_i .) At this time, the timer A_i 's one-shot pulse becomes the same length twice in succession, also. Figure 10.4.5 shows an output example at start of three-phase mode 1.

For the triangular wave modulation output model (for one period), see Figure 10.3.6.

THREE-PHASE WAVEFORM MODE

10.4 Three-phase mode 1




Fig. 10.4.4 Triangular wave modulation output example (three-phase mode 1)

THREE-PHASE WAVEFORM MODE

10.4 Three-phase mode 1




Fig. 10.4.5 Output example at start of three-phase mode 1

THREE-PHASE WAVEFORM MODE

10.5 Three-phase waveform output fixation

10.5 Three-phase waveform output fixation

In the three-phase waveform output, by setting of the U/V/W-phase output fix bit (bits 2 through 0 at address A8₁₆) to "1," the output level of each phase can be fixed. The output level to be fixed (positive phase) is set by the U/V/W-phase fixed output's polarity set bit (bits 2 through 0 at address A9₁₆); in the case of the negative phase, the output level is fixed to the reversed level.

The U/V/W-phase output fix bit serves synchronously with a timer A3 interrupt request.

While the fixed level is output, be sure not to change the value of the U/V/W-phase fixed output's polarity set bit (bits 2 through 0 at address A9₁₆).

Figure 10.5.1 shows a triangular wave modulation output example using the U/V/W-phase output fix bit (three-phase mode 1).

- ① By software, set the following bits:
 - the U/V/W-phase output fix bit (bits 2 through 0 at address A8₁₆)
 - the U/V/W-phase fixed output's polarity set bit (bits 2 through 0 at address A9₁₆)
- ② The contents of the above bits become valid synchronously with the next timer A3 interrupt request, and then, the output level of the positive waveform is fixed to the level which was set by the U/V/W-phase fixed output's polarity set bit. In the case of the negative phase, the output level is fixed to the reversed level.
- ③ Each of the positive and negative waveform outputs is not allowed to become "L" level from "H" level until the reversed signal of the one-shot pulse output of the dead-time timer rises.
- ④ The output fixation is also terminated synchronous with a timer A3 interrupt request.

THREE-PHASE WAVEFORM MODE

10.5 Three-phase waveform output fixation




Fig. 10.5.1 Triangular wave modulation output example using U/V/W-phase output fix bit (three-phase mode 1)

THREE-PHASE WAVEFORM MODE

10.6 Position-data-retain function

10.6 Position-data-retain function

This function is used to retain the position data synchronously with the three-phase waveform output; and there are three position-data input pins for the U, V, and W phases.

A trigger to retain the position data (hereafter, this trigger is referred to as “retain trigger.”) can be selected by the retain-trigger polarity select bit (bit 3 at address AA₁₆); this bits selects the falling edge of each positive phase or rising edge of one.

10.6.1 Operation of position-data-retain function

Figure 10.6.1 shows a usage example of the position-data-retain function (U phase) when a retain trigger is the falling edge of the positive signal.

- ① At the falling edge of the U-phase waveform output, the state at pin IDU is transferred to the U-phase position data retain bit (bit 2 at address AA₁₆).
- ② Until the next falling edge of the U-phase waveform output, the above value is retained.




Fig. 10.6.1 Usage example of position-data-retain function (U phase)

THREE-PHASE WAVEFORM MODE

[Precautions for three-phase waveform mode]

[Precautions for three-phase waveform mode]

1. When using the three-phase waveform mode, be sure to fix the waveform output select bits (bits 2 to 0 at address A6₁₆) to “100₂,” and then, set the relevant registers.
When not using the pulse output port mode and three-phase waveform mode, be sure to fix the waveform output select bits (bits 2 through 0 at address A6₁₆) to “000₂.”
2. When not inactivating the three-phase waveform output by using a falling edge input to pin $\overline{\text{P6OUT}}_{\text{CUT}}$, be sure to connect pin $\overline{\text{P6OUT}}_{\text{CUT}}$ to Vcc via a resistor.
3. While the fixed level is output, be sure not to change the value of the U/V/W-phase fixed output's polarity set bit (bits 2 through 0 at address A9₁₆).

CHAPTER 11

SERIAL I/O

11.1 Overview

11.2 Block description

11.3 Clock synchronous serial I/O mode
[Precautions for clock synchronous serial I/O mode]

11.4 Clock asynchronous serial I/O
(UART) mode

[Precautions for clock asynchronous serial I/O (UART) mode]

SERIAL I/O

11.1 Overview

11.1 Overview

Serial I/O consists of 2 channels: UART0 and UART1. They each have a transfer clock generating timer for the exclusive use of them and can operate independently.

UARTi (i = 0 and 1) has the following 2 operating modes:

(1) Clock synchronous serial I/O mode

Transmitter and receiver use the same clock as the transfer clock. Transfer data has a length of 8 bits.

(2) Clock asynchronous serial I/O (UART) mode

Transfer rate and transfer data format can arbitrarily be set. The user can select one transfer data length from the following: 7 bits, 8 bits, and 9 bits.

Figure 11.1.1 shows the transfer data formats in each operating mode.




Fig. 11.1.1 Transfer data formats in each operating mode

11.2 Block description

Figure 11.2.1 shows the block diagram of serial I/O. Registers relevant to serial I/O are described below.




Fig. 11.2.1 Block diagram of serial I/O

SERIAL I/O

11.2 Block description

11.2.1 UARTi transmit/receive mode register

Figure 11.2.2 shows the structure of UARTi transmit/receive mode register.

UART0 transmit/receive mode register (Address 30₁₆)

UART1 transmit/receive mode register (Address 38₁₆)

b7	b6	b5	b4	b3	b2	b1	b0

Bit	Bit name	Function	At reset	R/W
0	Serial I/O mode select bits	b2 b1 b0 0 0 0 : Serial I/O is invalid. (P1 functions as a programmable I/O port.) 0 0 1 : Clock synchronous serial I/O mode 0 1 0 : } Do not select. 0 1 1 : } 1 0 0 : UART mode (Transfer data length = 7 bits) 1 0 1 : UART mode (Transfer data length = 8 bits) 1 1 0 : UART mode (Transfer data length = 9 bits) 1 1 1 : Do not select.	0	RW
1			0	RW
2			0	RW
3	Internal/External clock select bit	0 : Internal clock 1 : External clock	0	RW
4	Stop bit length select bit (Valid in UART mode) (Note)	0 : One stop bit 1 : Two stop bits	0	RW
5	Odd/Even parity select bit (Valid in UART mode when parity enable bit = "1.") (Note)	0 : Odd parity 1 : Even parity	0	RW
6	Parity enable bit (Valid in UART mode) (Note)	0 : Parity disabled 1 : Parity enabled	0	RW
7	Sleep select bit (Valid in UART mode) (Note)	0 : Sleep mode terminated (Invalid) 1 : Sleep mode selected	0	RW

Note: Bits 4 to 6 are invalid in the clock synchronous serial I/O mode. (They may be either "0" or "1.") Additionally, fix bit 7 to "0."

Fig. 11.2.2 Structure of UARTi transmit/receive mode register

(1) Serial I/O mode select bits (bits 0 to 2)

These bits select a UARTi's operating mode.

(2) Internal/External clock select bit (bit 3)

■ **Clock synchronous serial I/O mode**

By clearing this bit to "0" in order to select an internal clock, the clock which is selected with the BRG count source select bits (bits 0 and 1 at addresses 34₁₆, 3C₁₆) becomes the count source of the BRGi. (Refer to section "11.2.6 UARTi baud rate register (BRGi).") The BRGi's output divided by 2 becomes the transfer clock. Additionally, the transfer clock is output from the CLKi pin.

By setting this bit to "1" in order to select an external clock, the clock input to the CLKi pin becomes the transfer clock.

■ **UART mode**

By clearing this bit to "0" in order to select an internal clock, the clock which is selected with the BRG count source select bits (bits 0 and 1 at addresses 34₁₆, 3C₁₆) becomes the count source of the BRGi. (Refer to section "11.2.6 UARTi baud rate register (BRGi).") Then, the CLKi pin functions as a programmable I/O port pin.

By setting this bit to "1" in order to select an external clock, the clock input to the CLKi pin becomes the count source of BRGi.

Always in the UART mode, the BRGi's output divided by 16 becomes the transfer clock.

(3) Stop bit length select bit, Odd/Even parity select bit, Parity enable bit (bits 4 to 6)

Refer to section "11.4.2 Transfer data format."

(4) Sleep select bit (bit 7)

Refer to section "11.4.8 Sleep mode."

SERIAL I/O

11.2 Block description

11.2.2 UARTi transmit/receive control register 0

Figure 11.2.3 shows the structure of UARTi transmit/receive control register 0.

UART0 transmit/receive control register (Address 34 ₁₆)		b7	b6	b5	b4	b3	b2	b1	b0
UART1 transmit/receive control register (Address 3C ₁₆)									

Bit	Bit name	Function	At reset	R/W
0	BRG count source select bits	b1 b0 0 0 : Clock f ₂ 0 1 : Clock f ₁₆ 1 0 : Clock f ₆₄ 1 1 : Clock f ₅₁₂	0	RW
1		0	RW	
2	CTS/RTS function select bit (Note 1)	0 : The CTS function is selected. 1 : The RTS function is selected.	0	RW
3	Transmit register empty flag	0 : Data is present in the transmit register. (Transmission is in progress.) 1 : No data is present in the transmit register. (Transmission is completed.)	1	RO
4	CTS/RTS enable bit	0 : The CTS/RTS function is enabled. 1 : The CTS/RTS function is disabled.	0	RW
5	UARTi receive interrupt mode select bit	0 : Reception interrupt 1 : Reception error interrupt	0	RW
6	CLK polarity select bit (This bit is used in the clock synchronous serial I/O mode.) (Note 2)	0 : At the falling edge of the transfer clock, transmit data is output; at the rising edge of the transfer clock, receive data is input. When not in transferring, pin CLKi's level is "H." 1 : At the falling edge of the transfer clock, transmit data is output; at the falling edge of the transfer clock, receive data is input. When not in transferring, pin CLKi's level is "L."	0	RW
7	Transfer format select bit (This bit is used in the clock synchronous serial I/O mode.) (Note 2)	0 : LSB (Least Significant Bit) first 1 : MSB (Most Significant Bit) first	0	RW

Notes 1: Valid when the CTS/RTS enable bit (bit 4) is "0" and CTS/RTSi separate select bit (bit 0 or 1 at address AC₁₆) is "0."
2: Fix these bits to "0" in the UART mode or when serial I/O is disabled.

Fig. 11.2.3 Structure of UARTi transmit/receive control register 0

(1) BRG count source select bits (bits 0 and 1)

Refer to section “11.2.1 (2) Internal/External clock select bit.”

(2) CTS/RTS function select bit (bit 2)

Refer to section “11.2.10 CTS/RTS function.”

(3) Transmit register empty flag (bit 3)

This flag is cleared to “0” when the UARTi transmit buffer register’s contents have been transferred to the UARTi transmit register. When transmission has been completed and the UARTi transmit register becomes empty, this flag is set to “1.”

(4) CTS/RTS enable bit (bit 4)

Refer to section “11.2.10 CTS/RTS function.”

(5) UARTi receive interrupt mode select bit (bit 5)

Refer to section “11.2.7 (2) Interrupt request bit.”

(6) CLK polarity select bit (bit 6)

Refer to section “11.3.1 (3) Polarity of transfer clock.”

(7) Transfer format select bit (bit 7)

Refer to section “11.3.2 Transfer data format.”

SERIAL I/O

11.2 Block description

11.2.3 UARTi transmit/receive control register 1

Figure 11.2.4 shows the structure of UARTi transmit/receive control register 1.

UART0 transmit/receive control register 1 (Address 35₁₆)

UART1 transmit/receive control register 1 (Address 3D₁₆)

b7

b6

b5

b4

b3

b2

b1

b0

Bit	Bit name	Function	At reset	R/W
0	Transmit enable bit	0 : Transmission disabled 1 : Transmission enabled	0	RW
1	Transmit buffer empty flag	0 : Data is present in the transmit buffer register 1 : No data is present in the transmit buffer register	1	RO
2	Receive enable bit	0 : Reception disabled 1 : Reception enabled	0	RW
3	Receive complete flag	0 : No data is present in the receive buffer register 1 : Data is present in the receive buffer register	0	RO
4	Overrun error flag	0 : No overrun error 1 : Overrun error detected	0	RO
5	Framing error flag (Valid in UART mode) (Note)	0 : No framing error 1 : Framing error detected	0	RO
6	Parity error flag (Valid in UART mode) (Note)	0 : No parity error 1 : Parity error detected	0	RO
7	Error sum flag (Valid in UART mode) (Note)	0 : No error 1 : Error detected	0	RO

Note: Bits 5 to 7 are invalid in the clock synchronous serial I/O mode.

Fig. 11.2.4 Structure of UARTi transmit/receive control register 1

(1) Transmit enable bit (bit 0)

By setting this bit to “1,” UARTi enters the transmission-enabled state. By clearing this bit to “0” during transmission, UARTi enters the transmission-disabled state after the transmission which was in progress at that time is completed.

(2) Transmit buffer empty flag (bit 1)

This flag is set to “1” when data set in the UARTi transmit buffer register has been transferred from the UARTi transmit buffer register to the UARTi transmit register. This flag is cleared to “0” when data has been set in the UARTi transmit buffer register.

(3) Receive enable bit (bit 2)

By setting this bit to “1,” UARTi enters the reception-enabled state. By clearing this bit to “0” during reception, UARTi quits the reception immediately and enters the reception-disabled state.

(4) Receive complete flag (bit 3)

This flag is set to “1” when data has been ready in the UARTi receive register and that has been transferred to the UARTi receive buffer register (i.e., when reception is completed). This flag is cleared to “0” in one of the following cases:

- When the low-order byte of the UARTi receive buffer register has been read out
- When the receive enable bit (bit 2) has been cleared to “0”

(5) Overrun error flag (bit 4)

Refer to section “11.3.7 Processing on detecting overrun error” and “11.4.7 Processing on detecting error.”

(6) Framing error flag, Parity error flag, Error sum flag (bits 5 to 7)

Refer to section “11.4.7 Processing on detecting error.”

SERIAL I/O

11.2 Block description

11.2.4 UARTi transmit register and UARTi transmit buffer register

Figure 11.2.5 shows the block diagram for the transmitter; Figure 11.2.6 shows the structure of UARTi transmit buffer register.




Fig. 11.2.5 Block diagram for transmitter




Fig. 11.2.6 Structure of UARTi transmit buffer register

Transmit data is set into the UARTi transmit buffer register. Set the transmit data into the low-order byte of this register when the microcomputer operates in the clock synchronous serial I/O mode or when a 7-bit or 8-bit length of transfer data is selected in the UART mode. When a 9-bit length of transfer data is selected in the UART mode, set the transmit data into the UARTi transmit buffer register as follows:

- Bit 8 of the transmit data into bit 0 of high-order byte of this register.
- Bits 7 to 0 of the transmit data into the low-order byte of this register.

The transmit data which has been set in the UARTi transmit buffer register is transferred to the UARTi transmit register when the transmission conditions are satisfied, and then it is output from the TxDi pin synchronously with the transfer clock. The UARTi transmit buffer register becomes empty when the data set in the UARTi transmit buffer register has been transferred to the UARTi transmit register. Accordingly, the user can set the next transmit data.

When the “MSB first” is selected in the clock synchronous serial I/O mode, bit position of set data is reversed, and then the data of which bit position was reversed will be written, as a transmit data, into the UARTi transmit buffer register. (Refer to section “**11.3.2 Transfer data format.**”) Transmit operation itself is the same whichever format is selected, “LSB first” or “MSB first.”

When quitting the transmission which is in progress and setting the UARTi transmit buffer register again, follow the procedure described below:

- ① Clear the serial I/O mode select bits (bits 2 to 0 at addresses 30₁₆, 38₁₆) to “000₂” (serial I/O disabled).
- ② Set the serial I/O mode select bits again.
- ③ Set the transmit enable bit (bit 0 at addresses 35₁₆, 3D₁₆) to “1” (transmission enabled) and set transmit data in the UARTi transmit buffer register.

SERIAL I/O

11.2 Block description

11.2.5 UARTi receive register and UARTi receive buffer register

Figure 11.2.7 shows the block diagram of the receiver; Figure 11.2.8 shows the structure of UARTi receive buffer register.




Fig. 11.2.7 Block diagram of receiver




Fig. 11.2.8 Structure of UARTi receive buffer register

The UARTi receive register is used to convert serial data, which is input to the RxDi pin, into parallel data. This register takes in the signal input to the RxDi pin, bit by bit, synchronously with the transfer clock. The UARTi receive buffer register is used to read out receive data. When reception has been completed, the receive data taken in the UARTi receive register is automatically transferred to the UARTi receive buffer register. Note that the contents of the UARTi receive buffer register is updated when the next data has been ready in the UARTi receive register before the data transferred to the UARTi receive buffer register is read out. (i.e., an overrun error occurs.)

When "MSB first" is selected in the clock synchronous serial I/O mode, bit position of data in the UARTi receive buffer register is reversed, and then the data of which bit position was reversed will be read out as receive data. (Refer to section "11.3.2 Transfer data format.") Receive operation itself is the same whichever format is selected, "LSB first" or "MSB first."

The UARTi receive buffer register is initialized by setting the receive enable bit (bit 2 at addresses 35₁₆, 3D₁₆) to "1" after clearing it to "0."

Figure 11.2.9 shows the contents of the UARTi receive buffer register at reception completed.




Fig. 11.2.9 Contents of UARTi receive buffer register at reception completed

SERIAL I/O

11.2 Block description

11.2.6 UARTi baud rate register (BRGi)

The UARTi baud rate register (BRGi) is an 8-bit timer exclusively used for UARTi to generate a transfer clock. It has a reload register. Assuming that the value set in the BRGi is “n” (n = “00₁₆” to “FF₁₆”), the BRGi divides the count source frequency by (n + 1).

In the clock synchronous serial I/O mode, the BRGi is valid when an internal clock is selected, and the BRGi's output divided by 2 becomes the transfer clock. In the UART mode, the BRGi is always valid, and the BRGi's output divided by 16 becomes the transfer clock.

The data written to the BRGi is written to both the timer and the reload register whichever transmission/reception is in progress or not. Accordingly, writing to these register must be performed while transmission/reception halts.

Figure 11.2.10 shows the structure of the UARTi baud rate register (BRGi); Figure 11.2.11 shows the block diagram of transfer clock generating section.




Fig. 11.2.10 Structure of UARTi baud rate register (BRGi)




Fig. 11.2.11 Block diagram of transfer clock generating section

SERIAL I/O

11.2 Block description

(1) Interrupt priority level select bits (bits 0 to 2)

These bits select a priority level of the UARTi transmit interrupt or UARTi receive interrupt. When using UARTi transmit/receive interrupts, select one of the priority levels (1 to 7). When a UARTi transmit/receive interrupt request occurs, its priority level is compared with the processor interrupt priority level (IPL). The requested interrupt is enabled only when its priority level is higher than the IPL. (However, this applies when the interrupt disable flag (I) = "0.") To disable UARTi transmit/receive interrupts, be sure to set these bits to "000₂" (level 0).

(2) Interrupt request bit (bit 3)

The UARTi transmit interrupt request bit is set to "1" when data has been transferred from the UARTi transmit buffer register to the UARTi transmit register.

The UARTi receive interrupt request bit functions as below:

■ When receive interrupt is selected (bit 5 = 0 at addresses 34₁₆, 3C₁₆)

The UARTi receive interrupt request bit is set to "1" when data has been transferred from the UARTi receive register to the UARTi receive buffer register.

(However, the UARTi receive interrupt request bit does not change when an overrun error has occurred.)

■ When receive error interrupt is selected (bit 5 = 1 at addresses 34₁₆, 3C₁₆)

The UARTi receive interrupt request bit is set to "1" when an error (an overrun error in the clock synchronous serial I/O mode; an overrun error, framing error, or parity error in UART mode) has occurred.

Each interrupt request bit is automatically cleared to "0" when its corresponding interrupt request has been accepted. This bit can be set to "1" or cleared to "0" by software.

11.2.8 Serial I/O pin control register

Figure 11.2.13 shows the structure of the serial I/O pin control register.

Serial I/O pin control register (Address AC₁₆)

b7

b6

b5

b4

b3

b2

b1

b0

Bit	Bit name	Function	At reset	R/W
0	$\overline{\text{CTS}}_0/\text{RTS}_0$ separate select bit (Note)	0 : $\overline{\text{CTS}}_0/\text{RTS}_0$ are used together. 1 : $\overline{\text{CTS}}_0/\text{RTS}_0$ are separated.	0	RW
1	$\overline{\text{CTS}}_1/\text{RTS}_1$ separate select bit (Note)	0 : $\overline{\text{CTS}}_1/\text{RTS}_1$ are used together. 1 : $\overline{\text{CTS}}_1/\text{RTS}_1$ are separated.	0	RW
2	TxD ₀ /P1 ₃ switch bit	0 : Functions as TxD ₀ . 1 : Functions as P1 ₃ .	0	RW
3	TxD ₁ /P1 ₇ switch bit	0 : Functions as TxD ₁ . 1 : Functions as P1 ₇ .	0	RW
7 to 4	The value is "0" at reading.		0	—

Note: Valid when the $\overline{\text{CTS}}/\text{RTS}$ enable bit (bit 4 at addresses 34₁₆ and 3C₁₆) is "0."

Fig. 11.2.13 Structure of serial I/O pin control register

(1) $\overline{\text{CTS}}_0/\text{RTS}_0$ separate select bit (bit 0)

Refer to section "11.2.10 $\overline{\text{CTS}}/\text{RTS}$ function."

(2) $\overline{\text{CTS}}_1/\text{RTS}_1$ separate select bit (bit 1)

Refer to section "11.2.10 $\overline{\text{CTS}}/\text{RTS}$ function."

(3) TxD₀/P1₃ switch bit (bit 2)

When this bit is set to "1," the TxD₀ pin functions as a programmable I/O port pin (P1₃). When only reception is performed, the TxD₀ pin can be used as the P1₃ pin. When performing transmission, be sure to clear this bit to "0."

(4) TxD₁/P1₇ switch bit (bit 3)

When this bit is set to "1," the TxD₁ pin functions as a programmable I/O port pin (P1₇). When only reception is performed, the TxD₁ pin can be used as the P1₇ pin. When performing transmission, be sure to clear this bit to "0."

SERIAL I/O

11.2 Block description

11.2.9 Port P8 direction register

I/O pins for serial I/O are multiplexed with port P1 pins. When using pins P1₁, P1₂, P1₅, and P1₆ as serial I/O's input pins ($\overline{\text{CTS}}_i$, RxDi), clear the corresponding bits of the port P1 direction register to "0" in order to set these pins for the input mode. When using these pins as other serial I/O's pins ($\overline{\text{CTS}}_i/\text{RTS}_i$, CLK_i, TxDi), these pins are forcibly set as I/O pins for serial I/O regardless of the port P8 direction register's contents. Figure 11.2.14 shows the relationship between the port P1 direction register and serial I/O's I/O pins. For details, refer to the description of each operating mode.

Port P1 direction register (Address 5₁₆)

b7b6b5b4b3b2b1b0

Bit	Corresponding pin name	Function	At reset	R/W
0	Pin $\overline{\text{CTS}}_0/\text{RTS}_0$	0 : Input mode	0	RW
1	Pin $\overline{\text{CTS}}_0/\text{CLK}_0$	1 : Output mode	0	RW
2	Pin RxD ₀	When using pins P1 ₁ , P1 ₂ , P1 ₅ , and P1 ₆ as serial I/O's input pins ($\overline{\text{CTS}}_0$, RxD ₀ , $\overline{\text{CTS}}_1$, RxD ₁), clear the corresponding bits to "0."	0	RW
3	Pin TxD ₀		0	RW
4	Pin $\overline{\text{CTS}}_1/\text{RTS}_1$		0	RW
5	Pin $\overline{\text{CTS}}_1/\text{CLK}_1$		0	RW
6	Pin RxD ₁		0	RW
7	Pin TxD ₁		0	RW

Fig. 11.2.14 Relationship between port P1 direction register and serial I/O's I/O pins

11.2.10 $\overline{\text{CTS}}/\overline{\text{RTS}}$ function

When the $\overline{\text{CTS}}$ function is selected, the signal input to the $\overline{\text{CTS}}_i$ pin must be at “L” level. (This is one of the transmit conditions.)

When the $\overline{\text{RTS}}$ function is selected, the $\overline{\text{RTS}}_i$ pin outputs the following signals:

(1) Clock synchronous serial I/O mode

When the receive enable bit (bit 2 at addresses 35₁₆, 3D₁₆) = “0” (reception disabled), the $\overline{\text{RTS}}_i$ pin outputs “H” level.

When the receive enable bit = “0” (reception disabled), the $\overline{\text{RTS}}_i$ pin outputs “L” level by setting the receive enable bit to “1,” or by reading the low-order byte of the UART_i receive buffer register.

When the receive enable bit = “1” (continuously reception), the $\overline{\text{RTS}}_i$ pin outputs “L” level by reading the low-order byte of the UART_i receive buffer register.

When reception has started, the $\overline{\text{RTS}}_i$ pin outputs “H” level.

When an internal clock is selected (bit 3 at addresses 30₁₆, 38₁₆ = “0”), do not select the $\overline{\text{RTS}}$ function because the $\overline{\text{RTS}}$ output is undefined.

(2) UART mode

When the receive enable bit (bit 2 at addresses 35₁₆, 3D₁₆) = “0” (reception disabled), the $\overline{\text{RTS}}_i$ pin outputs “H” level.

When the receive enable bit = “0” (reception disabled), the $\overline{\text{RTS}}_i$ pin outputs “L” level by setting the receive enable bit to “1,” or by reading the low-order byte of the UART_i receive buffer register.

When the receive enable bit = “1” (continuously reception), the $\overline{\text{RTS}}_i$ pin outputs “L” level by reading the low-order byte of the UART_i receive buffer register.

When reception has started, the $\overline{\text{RTS}}_i$ pin outputs “H” level.

Selection of the $\overline{\text{CTS}}/\overline{\text{RTS}}$ function depends on the following bits.

- $\overline{\text{CTS}}/\overline{\text{RTS}}$ function select bit (bit 2 at addresses 34₁₆, 3C₁₆: see Figure 11.2.3.)
- $\overline{\text{CTS}}/\overline{\text{RTS}}$ enable bit (bit 4 at addresses 34₁₆, 3C₁₆: see Figure 11.2.3.)
- $\overline{\text{CTS}}_0/\overline{\text{RTS}}_0$ separate select bit (bit 0 at address AC₁₆: see Figure 11.2.13.)
- $\overline{\text{CTS}}_1/\overline{\text{RTS}}_1$ separate select bit (bit 1 at address AC₁₆: see Figure 11.2.13.)

Table 11.2.1 lists the selection of the $\overline{\text{CTS}}/\overline{\text{RTS}}$ function.

Table 11.2.1 Selection of $\overline{\text{CTS}}/\overline{\text{RTS}}$ function

$\overline{\text{CTS}}/\overline{\text{RTS}}$ enable bit	$\overline{\text{CTS}}_i/\overline{\text{RTS}}_i$ separate select bit	$\overline{\text{CTS}}/\overline{\text{RTS}}$ function select bit	Functions			
			P1 ₀ / $\overline{\text{CTS}}_0/\overline{\text{RTS}}_0$ pin	P1 ₁ / $\overline{\text{CTS}}_0/\text{CLK}_0$ pin	P1 ₄ / $\overline{\text{CTS}}_1/\overline{\text{RTS}}_1$ pin	P1 ₅ / $\overline{\text{CTS}}_1/\text{CLK}_1$ pin
0	0	0	$\overline{\text{CTS}}_0$	P1 ₁ or CLK ₀	$\overline{\text{CTS}}_1$	P1 ₅ or CLK ₁
		1	$\overline{\text{RTS}}_0$	P1 ₁ or CLK ₀	$\overline{\text{RTS}}_1$	P1 ₅ or CLK ₁
	1	X	$\overline{\text{RTS}}_0$	$\overline{\text{CTS}}_0$ (Notes 1, 2)	$\overline{\text{RTS}}_1$	$\overline{\text{CTS}}_1$ (Notes 1, 2)
1	X	X	P1 ₀	P1 ₁ or CLK ₀	P1 ₄	P1 ₅ or CLK ₁

X: It may be either “0” or “1.”

Notes 1: When using the P1₁ or P1₅ pin as the $\overline{\text{CTS}}_i$ pin, be sure to clear the corresponding bit of the port P1 direction register to “0.”

2: When $\overline{\text{CTS}}_i/\overline{\text{RTS}}_i$ separation is selected, the CLK_i pin cannot be used. Accordingly, $\overline{\text{CTS}}_i/\overline{\text{RTS}}_i$ cannot be separated in the clock synchronous serial I/O mode. When separating $\overline{\text{CTS}}_i/\overline{\text{RTS}}_i$ in UART mode, be sure to select an internal clock.

SERIAL I/O

11.3 Clock synchronous serial I/O mode

11.3 Clock synchronous serial I/O mode

Table 11.3.1 lists the performance overview in the clock synchronous serial I/O mode, and Table 11.3.2 lists the functions of I/O pins in this mode.

Table 11.3.1 Performance overview in clock synchronous serial I/O mode

Item		Functions
Transfer data format		Transfer data has a length of 8 bits. LSB first or MSB first can be selected by software.
Transfer rate	When selecting internal clock	BRGi's output divided by 2
	When selecting external clock	Maximum 5 Mbps
Transmit/Receive control		$\overline{\text{CTS}}$ function or $\overline{\text{RTS}}$ function can be selected by software.

Table 11.3.2 Functions of I/O pins in clock synchronous serial I/O mode

Pin name	Functions	Method of selection
TxD _i (P1 ₃ , P1 ₇)	Serial data output pin	TxD ₀ /P1 ₃ or TxD ₁ /P1 ₇ switch bit = "0" (Dummy data is output when performing only reception.) (Note)
	Programmable I/O port pin	TxD ₀ /P1 ₃ or TxD ₁ /P1 ₇ switch bit = "1"
RxDi (P1 ₂ , P1 ₆)	Serial data input pin	Port P1 direction register's corresponding bit = "0"
	Programmable I/O port pin	– (Can be used as an I/O port pin when performing only transmission.)
CLK _i (P1 ₁ , P1 ₅)	Transfer clock output pin	Internal/External clock select bit = "0"
	Transfer clock input pin	Internal/External clock select bit = "1"
$\overline{\text{CTS}}$ _i , $\overline{\text{RTS}}$ _i (P1 ₀ , P1 ₁ , P1 ₄ , P1 ₅)	$\overline{\text{CTS}}$ input pin	See Table 11.2.1.
	$\overline{\text{RTS}}$ output pin	
	Programmable I/O port	

Port P1 direction register: address 05₁₆

Internal/External clock select bit: bit 3 at addresses 30₁₆, 38₁₆

TxD₀/P1₃ switch bit: bit 2 at address AC₁₆

TxD₁/P1₇ switch bit: bit 3 at address AC₁₆

Note: The TxD_i pin outputs "H" level until transmission starts after UARTi's operating mode is selected.

11.3.1 Transfer clock (Synchronizing clock)

Data transfer is performed synchronously with a transfer clock. For the transfer clock, the following selection is possible:

- Whether to generate a transfer clock internally or to input it from the external.
- Polarity of transfer clock.

The transfer clock is generated by operation of the transmit control circuit. Accordingly, even when performing only reception, set the transmit enable bit to "1," and set dummy data in the UARTi transmit buffer register in order to make the transmit control circuit active.

(1) Internal generation of transfer clock

The count source selected with the BRG count source select bits is divided by the BRGi, and the BRGi output is further divided by 2. This divided output is the transfer clock. The transfer clock is output from the CLK_i pin.

$$\text{Transfer clock's frequency} = \frac{f_i}{2(n+1)}$$

f_i : Frequency of BRGi's count source (f_2 , f_{16} , f_{64} , or f_{512})
 n : Setting value of BRGi

(2) Input of transfer clock from the external

A clock input from the CLK_i pin becomes the transfer clock.

(3) Polarity of transfer clock

As shown in Figure 11.3.1, the polarity of the transfer clock can be selected by the CLK polarity select bit (bit 6 at addresses 34₁₆, 3C₁₆).




Fig. 11.3.1 Polarity of transfer clock

SERIAL I/O





11.3 Clock synchronous serial I/O mode

11.3.2 Transfer data format

LSB first or MSB first can be selected as the transfer data format. Table 11.3.3 lists the relationship between the transfer data format and writing/reading to and from the UARTi transmit/receive buffer register. The transfer format select bit (bit 7 at addresses 34₁₆, 3C₁₆) selects the transfer data format. When this bit is cleared to "0," the set data is written to the UARTi transmit buffer register as the transmit data, as it is. Similarly, the data in the UARTi receive buffer register is read out as the receive data, as it is. (See the upper row in Table 11.3.3.) When this bit is set to "1," each bit's position of set data is reversed, and the resultant data will be written to the UARTi transmit buffer register as the transmit data. Similarly, each bit's position of data in the UARTi receive buffer register is reversed, and the resultant data will be read out as the receive data. (See the lower row in Table 11.3.3.)

Note that only the method of writing/reading to and from the UARTi transmit/receive buffer register is affected by selection of the transfer data format, and that the transmit/receive operation is unaffected by it.

Table 11.3.3 Relationship between transfer data format and writing/reading to and from UARTi transmit/receive buffer register

Transfer format select bit	Transfer data format	Writing to UARTi transmit buffer register	Reading from UARTi receive buffer register
0	LSB (Least Significant Bit) first	 <p>DB7 → D7 DB6 → D6 DB5 → D5 DB4 → D4 DB3 → D3 DB2 → D2 DB1 → D1 DB0 → D0</p>	 <p>DB7 ← D7 DB6 ← D6 DB5 ← D5 DB4 ← D4 DB3 ← D3 DB2 ← D2 DB1 ← D1 DB0 ← D0</p>
1	MSB (Most Significant Bit) first	 <p>DB7 → D0 DB6 → D1 DB5 → D2 DB4 → D3 DB3 → D4 DB2 → D5 DB1 → D6 DB0 → D7</p>	 <p>DB7 ← D0 DB6 ← D1 DB5 ← D2 DB4 ← D3 DB3 ← D4 DB2 ← D5 DB1 ← D6 DB0 ← D7</p>

11.3.3 Method of transmission

Figure 11.3.2 shows an initial setting example for relevant registers when transmitting. Transmission is started when all of the following conditions (① to ③) has been satisfied. When an external clock is selected, satisfy conditions ① to ③ with the following preconditions satisfied.

<Preconditions>

The CLK_i pin's input is at "H" level (External clock selected, when the CLK polarity select bit = "0")

The CLK_i pin's input is at "L" level (External clock selected, when the CLK polarity select bit = "1")

Note: When an internal clock is selected, the above preconditions are ignored.

① Transmit data is present in the UART_i transmit buffer register (transmit buffer empty flag = "0")

② Transmission is enabled (transmit enable bit = "1").

③ The CTS_i pin's input is at "L" level (when the CTS function selected).

Note: When the CTS function is not selected, condition ③ is ignored.

By connecting the RTS_i pin (receiver side) and CTS_i pin (transmitter side), the timing of transmission and that of reception can be matched. For details, refer to section "11.3.6 Receive operation."

When using interrupts, it is necessary to set the relevant registers to enable interrupts. For details, refer to "CHAPTER 6. INTERRUPTS."

Figure 11.3.3 shows the write operation of data after transmission start, and Figure 11.3.4 shows the detect operation of transmit completion.

SERIAL I/O

11.3 Clock synchronous serial I/O mode




Fig. 11.3.2 Initial setting example for relevant registers when transmitting

11.3 Clock synchronous serial I/O mode




Fig. 11.3.3 Write operation of data after transmission start




Fig. 11.3.4 Detect operation of transmit completion

SERIAL I/O

11.3 Clock synchronous serial I/O mode

11.3.4 Transmit operation

When the transmit conditions described in section “11.3.3 Method of transmission” have been satisfied in the case of an internal clock selected, a transfer clock is generated and the following operations are automatically performed after 1 cycle of the transfer clock or less has passed. In the case of an external clock selected, when the transmit conditions have been satisfied and then an external clock is input to the CLK_i pin, the following operations are automatically performed:

- The UART_i transmit buffer register's contents are transferred to the UART_i transmit register.
- The transmit buffer empty flag is set to “1.”
- The transmit register empty flag is cleared to “0.”
- 8 transfer clocks are generated (in the case of an internal clock selected).
- A UART_i transmit interrupt request occurs, and the interrupt request bit is set to “1.”

The transmit operations are described below:

- ① Data in the UART_i transmit register is transmitted from the TxD_i pin synchronously with the valid edge* of the clock output from or input to the CLK_i pin.
- ② This data is transmitted, bit by bit, sequentially beginning with the least significant bit.
- ③ When 1-byte data has been transmitted, the transmit register empty flag is set to “1.” This indicates the completion of transmission.

Valid edge* : A falling edge is selected when the CLK polarity select bit = “0.”
A rising edge is selected when the CLK polarity select bit = “1.”

Figure 11.3.5 shows the transmit operation.

When an internal clock is selected, if the transmit conditions for the next data are satisfied at completion of the transmission, the transfer clock is generated continuously. Accordingly, when performing transmission continuously, set the next transmit data to the UART_i transmit buffer register during transmission (when the transmit register empty flag = “0”). When the transmit conditions for the next data are not satisfied, the transfer clock stops at “H” level (when the CLK polarity select bit = “0”), or “L” level (when the CLK polarity select bit = “1”).

Figures 11.3.6 and 11.3.7 show examples of transmit timing.




Fig. 11.3.5 Transmit operation

11.3 Clock synchronous serial I/O mode




Fig. 11.3.6 Example of transmit timing (when internal clock and CTS function selected)




Fig. 11.3.7 Example of transmit timing (when internal clock selected and CTS function not selected)

SERIAL I/O

11.3 Clock synchronous serial I/O mode

11.3.5 Method of reception

Figure 11.3.8 shows an initial setting example for relevant registers when receiving. Reception is started when all of the following conditions (① to ③) have been satisfied. When an external clock is selected, satisfy conditions ① to ③ with the following preconditions satisfied.

<Preconditions>

The CLK_i pin's input is at "H" level (External clock selected, when the CLK polarity select bit = "0").

The CLK_i pin's input is at "L" level (External clock selected, when the CLK polarity select bit = "1").

Note: When an internal clock is selected, the above preconditions are ignored.

- ① Dummy data is present in the UART_i transmit buffer register (transmit buffer empty flag = "0")
- ② Reception is enabled (receive enable bit = "1").
- ③ Transmission is enabled (transmit enable bit = "1").

By connecting the $\overline{\text{RTS}}_i$ pin (receiver side) and $\overline{\text{CTS}}_i$ pin (transmitter side), the timing of transmission and that of reception can be matched. For details, refer to section "**11.3.6 Receive operation.**"

When using interrupts, it is necessary to set the relevant registers to enable interrupts. For details, refer to "**CHAPTER 6. INTERRUPTS.**"

Figure 11.3.9 shows processing after reception is completed.

11.3 Clock synchronous serial I/O mode




Fig. 11.3.8 Initial setting example for relevant registers when receiving

SERIAL I/O

11.3 Clock synchronous serial I/O mode




Fig. 11.3.9 Processing after reception is completed

11.3.6 Receive operation

In the case of an internal clock selected, when the receive conditions described in section “11.3.5 Method of reception” have been satisfied, a transfer clock is generated and the reception is started after 1 cycle of the transfer clock or less has passed. In the case of an external clock selected, when the receive conditions have been satisfied, the UARTi enters the receive-enabled state, and then reception will be started when an external clock is input to the CLKi pin.

In the case of an external clock selected, when connecting the $\overline{\text{RTSi}}$ pin to the $\overline{\text{CTS}}$ pin of the transmitter side, the timing of transmission and that of reception can be matched. In the case of an internal clock selected, do not use the $\overline{\text{RTS}}$ function. It is because the $\overline{\text{RTS}}$ output is undefined in the case of an internal clock selected.

In the case of an external clock and the $\overline{\text{RTS}}$ function selected, the $\overline{\text{RTSi}}$ pin's output level becomes as described below.

When the receive enable bit = “0,” if one of the following is performed, the $\overline{\text{RTSi}}$ pin's output level becomes “L” and informs of the transmitter side that reception has become enabled:

- The receive enable bit is set to “1.”
- The low-order byte of the UARTi receive buffer register is read out.

When the receive enable bit = “1,” if the low-order byte of the UARTi receive buffer register is read out, the $\overline{\text{RTSi}}$ pin's output level becomes “L.”

Accordingly, when performing reception continuously, an overrun occurrence can be avoided because the $\overline{\text{RTS}}$ output level does not become “L” until the receive data is read out.

When reception has started, the $\overline{\text{RTSi}}$ pin's output level becomes “H.”

Figure 11.3.10 shows a connection example.




Fig. 11.3.10 Connection example

SERIAL I/O

11.3 Clock synchronous serial I/O mode

The receive operations are described below:

- ① The signal input to the RxDi pin is taken into the most significant bit of the UARTi receive register synchronously with the valid edge* of the clock output from the CLKi pin or input to the CLKi pin.
- ② The contents of the UARTi receive register are shifted, bit by bit, to the right.
- ③ Steps ① and ② are repeated at each valid edge of the clock output from the CLKi pin or input to the CLKi pin.
- ④ When 1-byte data has been prepared in the UARTi receive register, the contents of this register are transferred to the UARTi receive buffer register.
- ⑤ Simultaneously with step ④, the receive complete flag is set to “1.” Additionally, when the receive interrupt is selected (UARTi receive interrupt mode select bit = “0”), a UARTi receive interrupt request occurs and its interrupt request bit is set to “1.”

Valid edge* : A rising edge is selected when the CLK polarity select bit = “0.”

A falling edge is selected when the CLK polarity select bit = “1.”

The receive complete flag is cleared to “0” when the low-order byte of the UARTi receive buffer register is read out. Figure 11.3.11 shows the receive operation, and Figure 11.3.12 shows an example of receive timing (when an external clock is selected).

When the transfer format select bit is “1” (MSB first), each bit’s position of this register’s contents is reversed, and then the resultant data is read out.

11.3 Clock synchronous serial I/O mode




Fig. 11.3.11 Receive operation




Fig. 11.3.12 Example of receive timing (when external clock selected)

SERIAL I/O

11.3 Clock synchronous serial I/O mode

11.3.7 Processing on detecting overrun error

In the clock synchronous serial I/O mode, an overrun error can be detected.

An overrun error occurs when the next data has been prepared in the UARTi receive register with the receive complete flag = "1" (i.e. data is present in the UARTi receive buffer register) and next data is transferred to the UARTi receive buffer register. In other words, an overrun error occurs when the next data has been prepared before reading out the contents of the UARTi receive buffer register. When an overrun error has occurred, the next receive data is written into the UARTi receive buffer register. Additionally, when the receive error interrupt is selected (UARTi receive interrupt mode select bit = "1"), a UARTi receive interrupt request occurs and its interrupt request bit is set to "1." When the receive interrupt is selected (UARTi receive interrupt mode select bit = "0"), the UARTi receive interrupt request bit does not change. An overrun error is detected when data is transferred from the UARTi receive register to the UARTi receive buffer register, and the overrun error flag is set to "1." The overrun error flag is cleared to "0" by clearing the receive enable bit to "0."

When an overrun error occurs during reception, be sure to initialize the overrun error flag and UARTi receive buffer register, and then perform reception again. When it is necessary to perform retransmission owing to a receiver-side overrun error which has occurred during transmission, be sure to set the UARTi transmit buffer register again, and start transmission again.

The methods of initializing the UARTi receive buffer register and that of setting the UARTi transmit buffer register again are described below.

(1) Method of initializing UARTi receive buffer register

- ① Clear the receive enable bit to "0" (reception disabled).
- ② Set the receive enable bit to "1" again (reception enabled).

(2) Method of setting UARTi transmit buffer register again

- ① Clear the serial I/O mode select bits to "000₂" (serial I/O invalidated).
- ② Set the serial I/O mode select bits to "001₂" again.
- ③ Set the transmit enable bit to "1" (transmission enabled), and set the transmit data to the UARTi transmit buffer register.

[Precautions for clock synchronous serial I/O mode]

1. A transfer clock is generated by operation of the transmit control circuit. Accordingly, even when performing only reception, the transmit operation (in other words, setting for transmission) must be performed. In this case, be sure to set as follows. Additionally, in this case, dummy data is output from the TxD_i pin to the external:
 - When performing reception, be sure to enable the reception after dummy data is set to the low-order byte of the UART_i transmit buffer register. Also, be sure to set dummy data at each 1-byte data reception.
 - At reception, be sure to set the receive enable bit and transmit enable bit to "1" simultaneously.

When performing only reception, if any of the TxD₀/P1₃ and TxD₁/P1₇ switch bits (bits 2 and 3 at address AC₁₆) is set to "1," the corresponding TxD_i pin can be used as a programmable I/O port pin.

2. When an external clock is selected, with the input level at the CLK_i pin = "H" (the CLK polarity select bit = "0") or "L" (the CLK polarity select bit = "1"), be sure to satisfy all of the following three conditions:

<At transmission>

- ① Transmit data is written to the UART_i transmit buffer register.
- ② The transmit enable bit is set to "1."
- ③ "L" level is input to the CTS_i pin (when the CTS function selected).

<At reception>

- ① Dummy data is written to the UART_i transmit buffer register.
- ② The receive enable bit is set to "1."
- ③ The transmit enable bit is set to "1."

3. While the CTS_i/RTS_i separation is selected, the CLK_i pin cannot be used. Accordingly, in the clock synchronous serial I/O mode, the CTS_i/RTS_i separation cannot be selected.
4. Writing to the UART_i baud rate register (BRG_i) must be performed while transmission/reception halts.
5. When an internal clock is selected, do not use the RTS function because the RTS output is undefined.
6. When performing transmission, be sure to clear any of the TxD₀/P1₃ and TxD₁/P1₇ switch bits to "0" (bits 2 and 3 at address AC₁₆).

SERIAL I/O

11.4 Clock asynchronous serial I/O (UART) mode

11.4 Clock asynchronous serial I/O (UART) mode

Table 11.4.1 lists the performance overview in the UART mode, and Table 11.4.2 lists the functions of I/O pins in this mode.

Table 11.4.1 Performance overview in UART mode

Item		Functions
Transfer data format	Start bit	1 bit
	Character bit (Transfer data)	7 bits, 8 bits, or 9 bits
	Parity bit	0 bit or 1 bit (Odd or Even can be selected.)
	Stop bit	1 bit or 2 bits
Transfer rate	When selecting internal clock	BRGi's output divided by 16
	When selecting external clock	Maximum 312.5 kbps
Error detection		4 types (overrun, framing, parity, and summing): presence of an error can be detected only by check of the error sum flag.

Table 11.4.2 Functions of I/O pins in UART mode

Pin name	Functions	Method of selection
TxD _i (P1 ₃ , P1 ₇)	Serial data output pin	TxD ₀ /P1 ₃ or TxD ₁ /P1 ₇ switch bit = "0." (Note)
	Programmable I/O port pin	TxD ₀ /P1 ₃ or TxD ₁ /P1 ₇ switch bit = "1."
Rx _D _i (P1 ₂ , P1 ₆)	Serial data input pin	Port P1 direction register's corresponding bit = "0"
	Programmable I/O port pin	– (Can be used as a programmable I/O port pin when performing only transmission.)
CLK _i (P1 ₁ , P1 ₅)	BRGi's count source input pin	Internal/External clock select bit = "1"
	Programmable I/O port pin	Internal/External clock select bit = "0"
CTS _i /RTS _i (P1 ₀ , P1 ₁ , P1 ₄ , P1 ₅)	CTS input pin	See Table 11.2.1.
	RTS output pin	
	Programmable I/O port pin	

Port P1 direction register: address 05₁₆

Internal/External clock select bit: bit 3 at addresses 30₁₆, 38₁₆

TxD₀/P1₃ switch bit: bit 2 at address AC₁₆

TxD₁/P1₇ switch bit: bit 3 at address AC₁₆

Note: The TxD_i pin outputs "H" level while transmission is not performed after the UARTi's operating mode is selected.

11.4 Clock asynchronous serial I/O (UART) mode

11.4.1 Transfer rate (Frequency of transfer clock)

The transfer rate is determined by the BRGi (addresses 31₁₆, 39₁₆).

When “n” is set into BRGi, BRGi divides the count source frequency by (n + 1). The BRGi's output is further divided by 16, and the resultant clock becomes the transfer clock. Accordingly, “n” is expressed by the following formula.

$$n = \frac{F}{16 \times B} - 1$$

n: Value set in BRGi (00₁₆ to FF₁₆)
F: BRGi's count source frequency (Hz)
B: Transfer rate (bps)

An internal clock or an external clock can be selected as the BRGi's count source with the internal/external clock select bit (bit 3 at addresses 30₁₆, 38₁₆). When an internal clock is selected, the clock selected with the BRG count source select bits (bits 0 and 1 at addresses 34₁₆, 3C₁₆) becomes the BRGi's count source. When an external clock is selected, the clock input to the CLK_i pin becomes the BRGi's count source. Be sure to set the same transfer rate for both transmitter and receiver sides. Tables 11.4.3 and 11.4.4 list the setting examples of transfer rate.

Each of the values, listed in these tables, realizes the actual transfer rate of which error toward an ideal transfer rate is within 1 %.

Table 11.4.3 Setting examples of transfer rate (1)

Transfer rate (bps)	f _{sys} = 19.6608 MHz			f _{sys} = 20 MHz		
	BRGi's count source	BRGi's set value: n (Note)	Actual time (bps)	BRGi's count source	BRGi's set value: n (Note)	Actual time (bps)
300	f ₆₄	63 (3F ₁₆)	300.00	f ₆₄	64 (40 ₁₆)	300.48
600	f ₁₆	127 (7F ₁₆)	600.00	f ₁₆	129 (81 ₁₆)	600.96
1200	f ₁₆	63 (3F ₁₆)	1200.00	f ₁₆	64 (40 ₁₆)	1201.92
2400	f ₁₆	31 (1F ₁₆)	2400.00			
4800	f ₂	127 (7F ₁₆)	4800.00	f ₂	129 (81 ₁₆)	4807.69
9600	f ₂	63 (3F ₁₆)	9600.00	f ₂	64 (40 ₁₆)	9615.38
14400	f ₂	42 (2A ₁₆)	14288.37	f ₂	42 (2A ₁₆)	14534.88
19200	f ₂	31 (1F ₁₆)	19200.00			
31250				f ₂	19 (13 ₁₆)	31250.00
38400	f ₂	15 (0F ₁₆)	38400.00			

Note: This applies when the peripheral device's clock select bits 1, 0 (bits 7, 6 at address BC₁₆) = “00₂.”

Table 11.4.4 Setting examples of transfer rate (2)

Transfer rate (bps)	f _{sys} = 15.9744 MHz			f _{sys} = 16 MHz		
	BRGi's count source	BRGi's set value: n (Note)	Actual time (bps)	BRGi's count source	BRGi's set value: n (Note)	Actual time (bps)
300	f ₆₄	51 (33 ₁₆)	300.00	f ₆₄	51 (33 ₁₆)	300.48
600	f ₁₆	103 (67 ₁₆)	600.00	f ₁₆	103 (67 ₁₆)	600.96
1200	f ₁₆	51 (33 ₁₆)	1200.00	f ₁₆	51 (33 ₁₆)	1201.92
2400	f ₂	207 (CF ₁₆)	2400.00	f ₂	207 (CF ₁₆)	2403.85
4800	f ₂	103 (67 ₁₆)	4800.00	f ₂	103 (67 ₁₆)	4807.69
9600	f ₂	51 (33 ₁₆)	9600.00	f ₂	51 (33 ₁₆)	9615.38
14400	f ₂	34 (22 ₁₆)	14262.86			
19200	f ₂	25 (19 ₁₆)	19200.00	f ₂	25 (19 ₁₆)	19230.77
31250	f ₂	15 (0F ₁₆)	31200.00	f ₂	15 (0F ₁₆)	31250.00
38400	f ₂	12 (0C ₁₆)	38400.00	f ₂	12 (0C ₁₆)	38461.51

Note: This applies when the peripheral device's clock select bits 1, 0 (bits 7, 6 at address BC₁₆) = “00₂.”

SERIAL I/O

11.4 Clock asynchronous serial I/O (UART) mode

■ Error-permitted range of transfer baud

During reception, the receive data input to the RxD_i pin is taken at the rising edge of the transfer clock. (Refer to section “11.4.6 Receive operation.”) Accordingly, in order to receive data correctly, the stop bit must be input when the transfer clock of one-set receive data rises last. Figure 11.4.1 shows the relationship between the transfer clock and receive data.




Fig. 11.4.1 Relationship between transfer clock and receive data

Accordingly, the transfer rate of the receiver and transmitter sides must satisfy the following formula in order to receive data correctly.

$$\left(\frac{1}{B_t} \times (b - 1) + \frac{1}{F} \right) < \left(\frac{1}{B_r} \times (b - 0.5) + \frac{1}{F} \right) < \left(\frac{1}{B_t} \times b \right)$$

Br: Transfer rate on receiver side (bps)

Bt: Transfer rate on transmitter side (bps)

F : BRGi's count source frequency on receiver side (Hz)

b : Entire bit number of one-set data

(ex: 12 bits in the case of 1ST-8DATA-1PAR-2SP; See Figure 11.4.2.)

Be sure to satisfy the above formula, and set the timing with enough margin. Also, the user shall make sufficient evaluation before actually using it.

11.4 Clock asynchronous serial I/O (UART) mode

11.4.2 Transfer data format

The transfer data format can be selected from formats shown in Figure 11.4.2. Bits 4 to 6 at addresses 30₁₆ and 38₁₆ select the transfer data format. (See Figure 11.2.2.) Set the same transfer data format for both transmitter and receiver sides.

Figure 11.4.3 shows an example of transfer data format. Table 11.4.5 lists each bit in transmit data.




Fig. 11.4.2 Transfer data format




Fig. 11.4.3 Example of transfer data format

Table 11.4.5 Each bit in transmit data

Name	Functions
ST Start bit	“L” signal equivalent to 1 character bit. This is added immediately before the character bits. It indicates start of data transmission.
DATA Character bit	Transmit data which is set in the UARTi transmit buffer register.
PAR Parity bit	A signal that is added immediately after the character bits in order to improve data reliability. The level of this signal changes according to selection of odd/even parity in such a way that the sum of “1”s in the sum of this bit and character bits is always an odd or even number.
SP Stop bit	“H” level signal equivalent to 1 or 2 character bits. This is added immediately after the character bits (or parity bit when parity is enabled). It indicates completion of data transmission.

SERIAL I/O

11.4 Clock asynchronous serial I/O (UART) mode

11.4.3 Method of transmission

Figure 11.4.4 shows an initial setting example for relevant registers when transmitting.

The difference depending on the transfer data length (7 bits, 8 bits, or 9 bits) is the transmit data's length only. When selecting a 7- or 8-bit data length, be sure to set the transmit data into the low-order byte of the UARTi transmit buffer register. When selecting a 9-bit data length, be sure to set the transmit data into the low-order byte and bit 0 of the high-order byte.

Transmission is started when all of the following conditions (① to ③) are satisfied:

- ① Transmit data is present in the UARTi transmit buffer register (transmit buffer empty flag = "0").
- ② Transmit is enabled (transmit enable bit = "1").
- ③ The $\overline{\text{CTS}}_i$ pin's input level is "L" (when the $\overline{\text{CTS}}$ function selected).

Note: When the $\overline{\text{CTS}}$ function is not selected, condition ③ is ignored.

By connecting the $\overline{\text{RTS}}_i$ pin (receiver side) and $\overline{\text{CTS}}_i$ pin (transmitter side), the timing of transmission and that of reception can be matched. For details, refer to section "11.4.6 Receive operation."

When using interrupts, it is necessary to set the relevant registers to enable interrupts. For details, refer to "CHAPTER 6. INTERRUPTS."

Figure 11.4.5 shows writing data after transmission is started, and Figure 11.4.6 shows detection of transmit completion.

11.4 Clock asynchronous serial I/O (UART) mode




Fig. 11.4.4 Initial setting example for relevant registers when transmitting

SERIAL I/O

11.4 Clock asynchronous serial I/O (UART) mode




Fig. 11.4.5 Write operation of data after transmission start

11.4 Clock asynchronous serial I/O (UART) mode




Fig. 11.4.6 Detect operation of transmit completion

SERIAL I/O

11.4 Clock asynchronous serial I/O (UART) mode

11.4.4 Transmit operation

When the receive conditions described in section “11.4.3 Method of transmission” have been satisfied, a transfer clock is generated, and the following operations are automatically performed after 1 cycle of the transfer clock or less has passed.

- The UARTi transmit buffer register's contents are transferred to the UARTi transmit register.
- The transmit buffer empty flag is set to “1.”
- The transmit register empty flag is cleared to “0.”
- A UARTi transmit interrupt request occurs, and the interrupt request bit is set to “1.”

The transmit operations are described below:

- ① Data in the UARTi transmit register is transmitted from the TxD_i pin.
- ② This data is transmitted bit by bit sequentially in order of ST→DATA (LSB)→...→DATA (MSB)→PAR→SP according to the transfer data format.
- ③ The transmit register empty flag is set to “1” at the center of the stop bit (or the second stop bit if 2 stop bits selected). This indicates completion of transmission. Additionally, whether the transmit conditions for the next data are satisfied or not is examined.

When the transmit conditions for the next data are satisfied in step ③, the start bit is generated following the stop bit, and the next data is transmitted. When performing transmission continuously, be sure to set the next transmit data in the UARTi transmit buffer register during transmission (i.e. when the transmit register empty flag = “0”). When the transmit conditions for the next data are not satisfied, the TxD_i pin outputs “H” level and the transfer clock stops.

Figures 11.4.7 and 11.4.8 show examples of transmit timing when the transfer data length = 8 bits, and Figure 11.4.9 shows an example of transmit timing when the transfer data length = 9 bits.

11.4 Clock asynchronous serial I/O (UART) mode




Fig. 11.4.7 Example of transmit timing when transfer data length = 8 bits (when parity enabled, 1 stop bit selected, CTS function not selected)




Fig. 11.4.8 Example of transmit timing when transfer data length = 8 bits (when parity enabled, 1 stop bit and selecting CTS function selected)

SERIAL I/O

11.4 Clock asynchronous serial I/O (UART) mode




Fig. 11.4.9 Example of transmit timing when transfer data length = 9 bits (when parity disabled, 2 stop bits selected, CTS function not selected)

11.4 Clock asynchronous serial I/O (UART) mode

11.4.5 Method of reception

Figure 11.4.10 shows an initial setting example for relevant registers when receiving. Reception is started when all of the following conditions (① and ②) have been satisfied:

- ① Reception is enabled (receive enable bit = "1").
- ② The start bit (its falling edge) is detected.

By connecting the $\overline{\text{RTS}}_i$ pin (receiver side) and $\overline{\text{CTS}}_i$ pin (transmitter side), the timing of transmission and that of reception can be matched. For details, refer to section "11.4.6 Receive operation."

When using interrupts, it is necessary to set the relevant registers to enable interrupts. For details, refer to "CHAPTER 6. INTERRUPTS."

Figure 11.4.11 shows processing after reception is completed.

SERIAL I/O

11.4 Clock asynchronous serial I/O (UART) mode




Fig. 11.4.10 Initial setting example for relevant registers when receiving

11.4 Clock asynchronous serial I/O (UART) mode




Fig. 11.4.11 Processing after reception is completed

SERIAL I/O

11.4 Clock asynchronous serial I/O (UART) mode

11.4.6 Receive operation

When the receive enable bit is set to "1," the UARTi enters the receive-enabled state. Then, reception will start when ST ('s falling edge) is detected and a transfer clock is generated.

If the $\overline{\text{RTS}}$ function selected, when connecting the $\overline{\text{RTS}}_i$ pin to the $\overline{\text{CTS}}_i$ pin of the transmitter side, the timing of transmission and that of reception can be matched. If the $\overline{\text{RTS}}$ function selected, the $\overline{\text{RTS}}_i$ pin's output level becomes as described below.

When the receive enable bit = "0," if one of the following is performed, the $\overline{\text{RTS}}_i$ pin's output level becomes "L" and informs of the transmitter side that reception has become enabled:

- The receive enable bit is set to "1."
- The low-order byte of the UARTi receive buffer register is read out.

When the receive enable bit = "1," if the low-order byte of the UARTi receive buffer register is read out, the $\overline{\text{RTS}}_i$ pin's output level becomes "L."

Accordingly, when performing reception continuously, an overrun occurrence can be avoided because the $\overline{\text{RTS}}$ output level does not become "L" until the receive data is read out.

When reception has started, the $\overline{\text{RTS}}_i$ pin's output level becomes "H."

Figure 11.4.12 shows a connection example.




Fig. 11.4.12 Connection example

The receive operation is described below.

- ① The signal input to the RxDi pin is taken into the most significant bit of the UARTi receive register, synchronously with the transfer clock's rising edge.
- ② The contents of the UARTi receive register are shifted, bit by bit, to the right.
- ③ Steps ① and ② are repeated at each rising edge of the transfer clock.
- ④ When one set of data has been prepared, in other words, when the shift operation has been performed several times according to the selected data format, the UARTi receive register's contents are transferred to the UARTi receive buffer register.
- ⑤ Simultaneously with step ④, the receive complete flag is set to "1." Additionally, when the receive interrupt is selected (UARTi receive interrupt mode select bit = "0"), a UARTi receive interrupt request occurs and its interrupt request bit is set to "1."

The receive complete flag is cleared to "0" when the low-order byte of the UARTi receive buffer register has been read out. Figure 11.4.13 shows an example of receive timing when the transfer data length = 8 bits.

11.4 Clock asynchronous serial I/O (UART) mode




Fig. 11.4.13 Example of receive timing when transfer data length = 8 bits (when parity disabled, 1 stop bit and $\overline{\text{RTS}}$ function selected)

SERIAL I/O

11.4 Clock asynchronous serial I/O (UART) mode

11.4.7 Processing on detecting error

In the UART mode, 3 types of errors can be detected. Each error can be detected when the data in the UARTi receive register is transferred to the UARTi receive buffer register, and the corresponding error flag is set to "1." When any error occurs, the error sum flag is set to "1." Accordingly, presence of errors can be judged by using the error sum flag.

Table 11.4.6 lists the conditions for setting each error flag to "1" and method to clear it to "0."

Additionally, when the receive error interrupt is selected (UARTi receive interrupt mode select bit = "1"), the UARTi receive interrupt request bit is set to "1" only when each error has occurred. When the receive interrupt is selected (UARTi receive interrupt mode select bit = "0"), the UARTi receive interrupt request bit is set to "1" when reception has been completed or when a framing or parity error has occurred. (Even when an overrun error has occurred, this bit does not change).

Table 11.4.6 Conditions for setting each error flag to "1" and method to clear it to "0"

Error flag	Conditions for setting	Method to clear
Overrun error flag	When the next data is prepared in the UARTi receive register with the receive complete flag = "1" (i.e. data is present in the UARTi receive buffer register). In other words, when the next data is prepared before the contents of the UARTi receive buffer register are read out (Note).	• Clear the receive enable bit to "0."
Framing error flag	When the number of detected stop bits does not match the set number of stop bits.	• Clear the receive enable bit to "0." • Read out the low-order byte of the UARTi receive buffer register.
Parity error flag	When the sum of "1"s in the sum of the parity bit and character bits does not match the set number of "1"s.	• Clear the receive enable bit to "0." • Read out the low-order byte of the UARTi receive buffer register.
Error sum flag	When any error listed above has occurred.	• Clear the all error flags, which are overrun, framing and parity error flags.

Note: The next data is written into the UARTi receive buffer register.

When an error occurs during reception, be sure to initialize the error flag and the UARTi receive buffer register, and then perform reception again. When it is necessary to perform retransmission owing to an error which has occurred on the receiver side during transmission, be sure to set the UARTi transmit buffer register again, and then perform the retransmission.

The method to initialize the UARTi receive buffer register and that to set the UARTi transmit buffer register again are described below.

(1) Method to initialize UARTi receive buffer register

- ① Clear the receive enable bit to "0" (reception disabled).
- ② Set the receive enable bit to "1" again (reception enabled).

(2) Method to set UARTi transmit buffer register again

- ① Clear the serial I/O mode select bits to "000₂" (serial I/O invalid).
- ② Set the serial I/O mode select bits again.
- ③ Set the transmit enable bit to "1" (transmission enabled), and set the transmit data to the UARTi transmit buffer register.

11.4 Clock asynchronous serial I/O (UART) mode

11.4.8 Sleep mode

This mode is used to transfer data between the specified microcomputers, which are connected by using UARTi. The sleep mode is selected by setting the sleep select bit (bit 7 at addresses 30₁₆, 38₁₆) to "1" when receiving.

In the sleep mode, receive operation is performed when the MSB (D₈ when the transfer data = 9-bit length, D₇ when it is 8-bit length, D₆ when it is 7-bit length) of the receive data is "1." Receive operation is not performed when the MSB is "0." (The UARTi receive register's contents are not transferred to the UARTi receive buffer register. Additionally, the receive complete flag and each error flag do not change, and no UARTi receive interrupt request occurs.)

The following shows an usage example of the sleep mode when the transfer data = 8-bit length.

- ① Be sure to set the same transfer data format for the master and slave microcomputers. Additionally, be sure to select the sleep mode for the slave microcomputers.
 - ② Then, transmit the data, of which structure is as follows, from the master microcomputer:
 - Bit 7 = "1"
 - Bits 6 to 0 indicate the address of the slave microcomputer to be communicated
 - ③ Each slave microcomputer receives the data described in step ②. (At this time, a UARTi receive interrupt request occurs.)
 - ④ Be sure to check for each slave microcomputer, in the interrupt routine, whether bits 6 to 0 of the receive data match its own address.
 - ⑤ For the slave microcomputer of which address matches bits 6 to 0 of the receive data, terminate the sleep mode. (Do not terminate the sleep mode for the other slave microcomputers.)
- By performing steps ② to ⑤, "the microcomputer which performs transfer" is specified.
- ⑥ Transmit the data of which bit 7 = "0" from the master microcomputer. (Only one slave microcomputer specified in steps ② to ⑤ can receive this data. The other microcomputers do not receive this data.)
 - ⑦ By repeating step ⑥, continuous transfer can be performed between two specific microcomputers. When communicating with another slave microcomputer, perform steps ② to ⑤ in order to specify the new slave microcomputer.




Fig. 11.4.14 Sleep mode

SERIAL I/O

[Precautions for clock asynchronous serial I/O (UART) mode]

[Precautions for clock asynchronous serial I/O (UART) mode]

1. When separating $\overline{\text{CTS}}_i/\overline{\text{RTS}}_i$, the CLK_i pin cannot be used. Accordingly, when separating $\overline{\text{CTS}}_i/\overline{\text{RTS}}_i$ in UART mode, be sure to select an internal clock.
2. Writing to the UART $_i$ baud rate register (BRG $_i$) must be performed while transmission/reception halts.
3. When transmitting, be sure to clear the TxD $_0$ /P1 $_3$ or TxD $_1$ /P1 $_7$ switch bit (bits 2, 3 at address AC $_{16}$) to "0."

CHAPTER 12

A-D CONVERTER

- 12.1 Overview
- 12.2 Block description
- 12.3 A-D conversion method
- 12.4 Absolute accuracy and Differential non-linearity error
- 12.5 Comparison voltage in 8-bit resolution mode
- 12.6 Comparator function
- 12.7 One-shot mode
- 12.8 Repeat mode
- 12.9 Single sweep mode
- 12.10 Repeat sweep mode 0
- [Precautions for A-D converter]

A-D CONVERTER

12.1 Overview

12.1 Overview

The A-D conversion is performed in the 8-bit resolution mode or the 10-bit resolution mode. Also, the input voltage can be compared with the set value by using the A-D converter (in other words, the comparator function). Whether to perform the A-D conversion or comparison can be selected for each pin.

✱ In chapter 12, the operations common to the A-D converter's functions (8-bit resolution, 10-bit resolution, comparator) are simply referred to as "operation."

Table 12.1.1 lists the performance specifications of the A-D converter.

Table 12.1.1 Performance specifications of A-D converter

Item		Performance specifications
A-D conversion method		Successive approximation conversion method
Resolution		Either of 8-bit or 10-bit resolution can be selected by software.
Absolute accuracy		8-bit resolution mode : ± 2 LSB
		10-bit resolution mode : ± 3 LSB
Analog input pin (Note)		5 pins (AN ₀ to AN ₄)
Conversion rate per analog input pin		8-bit resolution mode : 49 ϕ_{AD} cycles
		10-bit resolution mode : 59 ϕ_{AD} cycles
Comparator function	Comparison operation	Comparison between the set value and analog input voltage
	Comparison rate per analog input pin	14 ϕ_{AD} cycles

ϕ_{AD} : A-D converter's operation clock

Note: For each of analog input pin AN_i (i = 0 to 4), whether to use pin AN_i as an input pin of the A-D converter or as that of the comparator can be selected by using the comparator function select register 0 (address DC₁₆).

(1) 8-bit resolution mode

The input voltage from pin AN_i (i = 0 to 4) is A-D converted, and the 8-bit A-D conversion result is stored in A-D register i. (Refer to sections "12.3 A-D conversion method" and "12.5 Comparison voltage in 8-bit resolution mode.")

(2) 10-bit resolution mode

The input voltage from pin AN_i is A-D converted, and the 10-bit A-D conversion result is stored in A-D register i. (Refer to section "12.3 A-D conversion method.")

(3) Comparator function

The 8-bit value which has been set in A-D register i is compared with the voltage input from pin AN_i; and then, the result of comparison is stored into the AN_i pin comparator result bit. (Refer to section "12.6 Comparator function.")

(4) Operation modes

The A-D converter is equipped with the following 4 modes. The A-D conversion and comparison (in other words, the comparator function) are performed in the same operation modes.

■ One-shot mode

This mode is used to perform the operation once for a voltage input from one selected analog input pin.

■ Repeat mode

This mode is used to perform the operation repeatedly for a voltage input from one selected analog input pin.

■ Single sweep mode

This mode is used to perform the operation for voltages input from multiple selected analog input pins, one at a time.

■ Repeat sweep mode 0

This mode is used to perform the operation repeatedly for voltages input from multiple selected analog input pins.

A-D CONVERTER

12.2 Block description

12.2 Block description

Figure 12.2.1 shows the block diagram of the A-D converter. Registers relevant to the A-D converter are described below.




Fig. 12.2.1 Block diagram of A-D converter

12.2.1 A-D control registers 0, 1

Figures 12.2.2 and 12.2.3 show the structures of the A-D control registers 0 and 1.

A-D control register 0 (Address 1E ₁₆)			<div> <div>b7</div> <div>b6</div> <div>b5</div> <div>b4</div> <div>b3</div> <div>b2</div> <div>b1</div> <div>b0</div> </div> <div> <div></div> <div></div> <div>0</div> <div></div> <div></div> <div></div> <div></div> <div></div> </div>							
Bit	Bit name	Function	At reset	R/W						
0	Analog input pin select bits (Valid in the one-shot and repeat modes.) (Note 1)	<div>b2 b1 b0</div> <div>0 0 0 : AN₀ is selected.</div> <div>0 0 1 : AN₁ is selected.</div> <div>0 1 0 : AN₂ is selected.</div> <div>0 1 1 : AN₃ is selected.</div> <div>1 0 0 : AN₄ is selected.</div> <div>1 0 1 : Do not select.</div> <div>1 1 0 : Do not select.</div> <div>1 1 1 : Do not select.</div>	Undefined	RW						
1			Undefined	RW						
2			Undefined	RW						
3			A-D operation mode select bits	<div>b4 b3</div> <div>0 0 : One-shot mode</div> <div>0 1 : Repeat mode</div> <div>1 0 : Single sweep mode</div> <div>1 1 : Repeat sweep mode 0</div>	0	RW				
4			0	RW						
5	Fix this bit to "0."		0	RW						
6	A-D conversion start bit	<div>0 : A-D conversion halts.</div> <div>1 : A-D conversion starts.</div>	0	RW (Note 4)						
7	A-D conversion frequency (ϕ_{AD}) select bit 0	See Table 12.2.1.	0	RW						

Notes

1: These bits are invalid in the single sweep mode and repeat sweep mode 0. (Each may be either "0" or "1.")

2: When using pin AN₃, be sure that the D-A₀ output enable bit (bit 0 at address 96₁₆) = "0" (output disabled).

3: When using pin AN₄, be sure that the D-A₁ output enable bit (bit 1 at address 96₁₆) = "0" (output disabled).

4: When writing to this bit, use the **MOV** (**MOVMB**) or **STA** (**STAB**, **STAD**) instruction.

5: Writing to each bit (except writing of "0" to bit 6) of the A-D control register 0 must be performed while the A-D converter halts, regardless of the A-D operation mode.

Fig. 12.2.2 Structure of A-D control register 0

A-D CONVERTER

12.2 Block description

A-D control register 1 (Address 1F₁₆)

b7	b6	b5	b4	b3	b2	b1	b0
		0			0		

Bit	Bit name	Function	At reset	R/W
0	A-D sweep pin select bits (Valid in the single sweep mode and repeat sweep mode 0.)	^{b1 b0} 0 0 : Pins AN ₀ and AN ₁ (2 pins) 0 1 : Pins AN ₀ to AN ₃ (4 pins) (Note 2) 1 0 : Pins AN ₀ to AN ₄ (5 pins) (Notes 2, 3) 1 1 : Do not select.	Undefined	RW
1	(Note 1)		Undefined	RW
2	Fix this bit to "0."		0	RW
3	Resolution select bit	0 : 8-bit resolution mode 1 : 10-bit resolution mode	0	RW
4	A-D conversion frequency (ϕ_{AD}) select bit 1	See Table 12.2.1.	0	RW
5	Fix this bit to "0."		0	RW
6	V _{REF} connection select bit (Note 4)	0 : Pin V _{REF} is connected. 1 : Pin V _{REF} is disconnected.	0	RW
7	The value is "0" at reading.		0	—

Notes 1: These bits are invalid in the one-shot and repeat modes. (They may be either "0" or "1.")

2: When using pin AN₃, be sure that the D-A₀ output enable bit (bit 0 at address 96₁₆) = "0" (output disabled).

3: When using pin AN₄, be sure that the D-A₁ output enable bit (bit 1 at address 96₁₆) = "0" (output disabled).

4: When this bit is cleared from "1" to "0," be sure to start the A-D conversion after an interval of 1 μ s or more has elapsed.

5: Writing to each bit of the A-D control register 1 must be performed while the A-D converter halts, regardless of the A-D operation mode.

Fig. 12.2.3 Structure of A-D control register 1

(1) Analog input pin select bits (bits 0 to 2 at address 1E₁₆)

These bits are used to select an analog input pin in the one-shot mode or repeat mode. Pins which are not selected as analog input pins serve as programmable I/O port pins.

Also, these bits must be specified again if the user switches the operation mode to the one-shot mode or repeat mode after the operation is performed in the single sweep mode or repeat sweep mode 0.

(2) A-D operation mode select bits (bits 3 and 4 at address 1E₁₆)

These bits are used to select the operation mode of the A-D converter.

(3) A-D conversion start bit (bit 6 at address 1E₁₆)

Setting this bit to "1" generates a trigger, causing the A-D converter to start its operation. Clearing this bit to "0" causes the A-D converter to halt its operation.

In the one-shot mode or single sweep mode, this bit is cleared to "0" when the operation is completed. In the repeat mode or repeat sweep mode 0, the A-D converter continues its operation until this bit is cleared to "0" by software.

(4) A-D conversion frequency (ϕ_{AD}) select bit 0 (bit 7 at address 1E₁₆), A-D conversion frequency (ϕ_{AD}) select bit 1 (bit 4 at address 1F₁₆)

These bits are used to select the operation clock (ϕ_{AD}) of the A-D converter. Table 12.2.1 lists the conversion time per one analog input pin.

Since the A-D converter's comparator consists of capacity coupling amplifiers, be sure to keep that $\phi_{AD} \geq 250$ kHz while the A-D converter is active.

Table 12.2.1 Conversion time per one analog input pin

A-D conversion frequency (ϕ_{AD}) select bit 1	A-D conversion frequency (ϕ_{AD}) select bit 0	ϕ_{AD}	Conversion time (μ s) (Note)		
			$f_{sys} = 20$ MHz		
			8-bit resolution mode	10-bit resolution mode	Comparator function
0	0	f_2 divided by 4	19.60	23.60	5.60
0	1	f_2 divided by 2	9.80	11.80	2.80
1	0	f_2	4.90	5.90	1.40
1	1	f_1	2.45	Do not select.	0.70

Note: This applies when the peripheral devices' clock select bits 0, 1 (bits 6, 7 at address BC₁₆) = "00₂."

(5) A-D sweep pin select bits (bits 0 and 1 at address 1F₁₆)

These bits are used to select analog input pins in the single sweep mode or repeat sweep mode 0. Pins which are not selected as analog input pins serve as programmable I/O port pins or as I/O pins of other internal peripheral devices, which are multiplexed.

(6) Resolution select bit (bit 3 at address 1F₁₆)

This bit is used to select a resolution.

(7) V_{REF} connection select bit (bit 6 at address 1F₁₆)

When the A-D converter is not used, this bit is used to disconnect the resistor ladder network of the A-D converter from the reference voltage input pin (V_{REF}).

When the resistor ladder network is disconnected from pin V_{REF}, the current is not flowed from pin V_{REF} to resistor ladder network. Accordingly, the power dissipation can be saved.

When this bit changes from "1" (V_{REF} disconnected) to "0" (V_{REF} connected), start of the operation must be 1 μ s or more later.

A-D CONVERTER

12.2 Block description

12.2.2 A-D register i (i = 0 to 4)

Figure 12.2.4 shows the structure of the A-D register i. When the A-D conversion is completed, the conversion result (contents of the successive approximation register) is stored into this register. When the comparator function is selected, the value to be compared is stored in this register.

Each A-D register i corresponds to an analog input pin (AN_i).

■ When 8-bit resolution mode is selected


A-D register 0 (Addresses 21₁₆, 20₁₆)

A-D register 1 (Addresses 23₁₆, 22₁₆)

A-D register 2 (Addresses 25₁₆, 24₁₆)

A-D register 3 (Addresses 27₁₆, 26₁₆)

A-D register 4 (Addresses 29₁₆, 28₁₆)



Bit	Function	At reset	R/W
7 to 0	Reads an A-D conversion result.	Undefined	RO
15 to 8	The value is "0" at reading.	0	—

■ When 10-bit resolution mode is selected


A-D register 0 (Addresses 21₁₆, 20₁₆)

A-D register 1 (Addresses 23₁₆, 22₁₆)

A-D register 2 (Addresses 25₁₆, 24₁₆)

A-D register 3 (Addresses 27₁₆, 26₁₆)

A-D register 4 (Addresses 29₁₆, 28₁₆)



Bit	Function	At reset	R/W
9 to 0	Reads an A-D conversion result.	Undefined	RO
15 to 10	The value is "0" at reading.	0	—

■ When comparator function is selected


A-D register 0 (Addresses 21₁₆, 20₁₆)

A-D register 1 (Addresses 23₁₆, 22₁₆)

A-D register 2 (Addresses 25₁₆, 24₁₆)

A-D register 3 (Addresses 27₁₆, 26₁₆)

A-D register 4 (Addresses 29₁₆, 28₁₆)



Bit	Function	At reset	R/W
7 to 0	Any value in the range from "00 ₁₆ " to "FF ₁₆ " can be set. The set value is compared with the input voltage. The value is undefined at reading.	Undefined	RO
15 to 8	The value is "0" at reading.	0	—

Note: When the comparator function is selected, writing to and reading from A-D register i must be performed while the A-D converter halts.

Fig. 12.2.4 Structure of A-D register i

A-D CONVERTER

12.2 Block description

12.2.4 A-D conversion interrupt control register

Figure 12.2.7 shows the structure of the A-D conversion interrupt control register. For details about interrupts, refer to “CHAPTER 6. INTERRUPTS.”




Fig. 12.2.7 Structure of A-D conversion interrupt control register

(1) Interrupt priority level select bits (bits 2 to 0)

These bits are used to select an A-D conversion interrupt's priority level. When using an A-D conversion interrupt, be sure to select one of the priority levels (1 to 7). When an A-D conversion interrupt request occurs, its priority level is compared with the processor interrupt priority level (IPL). The requested interrupt is enabled only when its priority level is higher than the IPL. (However, this applies when the interrupt disable flag (I) = “0.”)

To disable an A-D conversion interrupt, set these bits to “000₂” (level 0).

(2) Interrupt request bit (bit 3)

This bit is set to “1” when an A-D conversion interrupt request has occurred. This bit is automatically cleared to “0” when the A-D conversion interrupt request has accepted. This bit can be set to “1” or cleared to “0” by software.

A-D CONVERTER

12.2 Block description

12.2.5 Port P7 direction register

The A-D converter's input pins are multiplexed with the port P7 pins. When using these pins as A-D converter's input pins, be sure to clear the corresponding bits of the port P7 direction register to "0" in order to set these pins to the input mode. Figure 12.2.8 shows the correspondence between the port P7 direction register and the A-D converter's input pins.

Port P7 direction register (Address 11₁₆)

b7

b6

b5

b4

b3

b2

b1

b0

Bit	Bit name	Function	At reset	R/W
0	Pin AN ₀	0 : Input mode 1 : Output mode	0	RW
1	Pin AN ₁		0	RW
2	Pin AN ₂	When using any of these pins as A-D converter's input pin, be sure to clear its corresponding bit to "0."	0	RW
3	Pin AN ₃ (Pin DA ₀) (Note 1)		0	RW
4	Pin AN ₄ (Pin DA ₁ /INT ₃ /RTP _{TRG0}) (Note 2)		0	RW
7 to 5	Nothing is assigned.		Undefined	—

Notes

1: When using pin AN₃, be sure to clear the D-A₀ output enable bit (bit 0 at address 96₁₆) = "0" (output disabled).

2: When using pin AN₄, be sure to clear the D-A₁ output enable bit (bit 1 at address 96₁₆) = "0" (output disabled).

3: The pins in () are I/O pins of other internal peripheral devices, which are multiplexed with the corresponding port P7 pins.

Fig. 12.2.8 Correspondence between port P7 direction register and A-D converter's input pins

A-D CONVERTER

12.3 A-D conversion method

12.3 A-D conversion method

The A-D converter compares the comparison voltage (V_{ref}), which is internally generated according to the contents of the successive approximation register, with the analog input voltage (V_{IN}), which is input from the analog input pin (AN_i). By reflecting the comparison result on the successive approximation register, V_{IN} is converted into a digital value. When a trigger is generated, the A-D converter performs the following processing:

① Determining bit 9 of the successive approximation register

The A-D converter compares V_{ref} with V_{IN} . At this time, the contents of the successive approximation register is "100000000₂" (initial value).

Bit 9 of the successive approximation register depends on the comparison result as follows:

When $V_{ref} < V_{IN}$, bit 9 = "1"

When $V_{ref} > V_{IN}$, bit 9 = "0"

② Determining bit 8 of the successive approximation register

After setting bit 8 of the successive approximation register to "1," the A-D converter compares V_{ref} with V_{IN} . Bit 8 depends on the comparison result as follows:

When $V_{ref} < V_{IN}$, bit 8 = "1"

When $V_{ref} > V_{IN}$, bit 8 = "0"

③ Determining bits 7 to LSB of the successive approximation register

Operation ② is performed for each of bits 7 to 0 in the 10-bit resolution mode.

Operation ② is performed for each of bits 7 to 2 in the 8-bit resolution mode.

When the LSB is determined, the contents of the successive approximation register (in order words, conversion result) are transferred to the A-D register i.

V_{ref} is generated according to the latest contents of the successive approximation register. Table 12.3.1 lists the relationship between the successive approximation register's contents and V_{ref} . Tables 12.3.2 and 12.3.3 list the changes of the successive approximation register and V_{ref} during the A-D conversion, respectively. Figure 12.3.1 shows the ideal A-D conversion characteristics in the 10-bit resolution mode.

Table 12.3.1 Relationship between successive approximation register's contents and V_{ref}

Successive approximation register's contents: n	V_{ref} (V)
0	0
1 to 1023	$\frac{V_{REF}}{1024} \times (n - 0.5)$

V_{REF} : Reference voltage

A-D CONVERTER

12.3 A-D conversion method

Table 12.3.2 Change of successive approximation register and V_{ref} during A-D conversion (8-bit resolution)

	Successive approximation register	Change of V_{ref}
A-D converter halt	<div> <div>b9</div> <div>b0</div> <div>1 0 0 0 0 0 0 0 0 0</div> </div>	$\frac{V_{REF}}{2}$ [V]
1st comparison	<div> <div>1 0 0 0 0 0 0 0 0 0</div> </div>	$\frac{V_{REF}}{2} - \frac{V_{REF}}{2048}$ [V]
2nd comparison	<div> <div>n9 1 0 0 0 0 0 0 0 0</div> <div>↑ 1st comparison result</div> </div>	$\frac{V_{REF}}{2} \pm \frac{V_{REF}}{4} - \frac{V_{REF}}{2048}$ [V] $\begin{pmatrix} \bullet n_9 = 1 + \frac{V_{REF}}{4} \\ \bullet n_9 = 0 - \frac{V_{REF}}{4} \end{pmatrix}$
3rd comparison	<div> <div>n9 n8 1 0 0 0 0 0 0 0</div> <div>↑ 2nd comparison result</div> </div>	$\frac{V_{REF}}{2} \pm \frac{V_{REF}}{4} \pm \frac{V_{REF}}{8} - \frac{V_{REF}}{2048}$ [V] $\begin{pmatrix} \bullet n_8 = 1 + \frac{V_{REF}}{8} \\ \bullet n_8 = 0 - \frac{V_{REF}}{8} \end{pmatrix}$
...
8th comparison	<div> <div>n9 n8 n7 n6 n5 n4 n3 1 0 0</div> </div>	$\frac{V_{REF}}{2} \pm \frac{V_{REF}}{4} \pm \frac{V_{REF}}{8} \pm \dots \pm \frac{V_{REF}}{256} - \frac{V_{REF}}{2048}$ [V]
Conversion completed	<div> <div>n9 n8 n7 n6 n5 n4 n3 n2 0 0</div> </div>	

Table 12.3.3 Change of successive approximation register and V_{ref} during A-D conversion (10-bit resolution)

	Successive approximation register	Change of V_{ref}
A-D converter halt	<div> <div>b9</div> <div>b0</div> <div>1 0 0 0 0 0 0 0 0 0</div> </div>	$\frac{V_{REF}}{2}$ [V]
1st comparison	<div> <div>1 0 0 0 0 0 0 0 0 0</div> </div>	$\frac{V_{REF}}{2} - \frac{V_{REF}}{2048}$ [V]
2nd comparison	<div> <div>n9 1 0 0 0 0 0 0 0 0</div> <div>↑ 1st comparison result</div> </div>	$\frac{V_{REF}}{2} \pm \frac{V_{REF}}{4} - \frac{V_{REF}}{2048}$ [V] $\begin{pmatrix} \bullet n_9 = 1 + \frac{V_{REF}}{4} \\ \bullet n_9 = 0 - \frac{V_{REF}}{4} \end{pmatrix}$
3rd comparison	<div> <div>n9 n8 1 0 0 0 0 0 0 0</div> <div>↑ 2nd comparison result</div> </div>	$\frac{V_{REF}}{2} \pm \frac{V_{REF}}{4} \pm \frac{V_{REF}}{8} - \frac{V_{REF}}{2048}$ [V] $\begin{pmatrix} \bullet n_8 = 1 + \frac{V_{REF}}{8} \\ \bullet n_8 = 0 - \frac{V_{REF}}{8} \end{pmatrix}$
...
10th comparison	<div> <div>n9 n8 n7 n6 n5 n4 n3 n2 n1 1</div> </div>	$\frac{V_{REF}}{2} \pm \frac{V_{REF}}{4} \pm \frac{V_{REF}}{8} \pm \dots \pm \frac{V_{REF}}{1024} - \frac{V_{REF}}{2048}$ [V]
Conversion completed	<div> <div>n9 n8 n7 n6 n5 n4 n3 n2 n1 n0</div> </div>	

A-D CONVERTER

12.3 A-D conversion method




Fig. 12.3.1 Ideal A-D conversion characteristics in 10-bit resolution mode

12.4 Absolute accuracy and Differential non-linearity error

The A-D converter's accuracy is described below. Refer to section "Appendix 10.4 A-D converter standard characteristics," also.

12.4.1 Absolute accuracy

The absolute accuracy is the difference expressed in the LSB between the actual A-D conversion result and the output code of an A-D converter with ideal characteristics. (See Figure 12.4.1 for more details.) The analog input voltage at measurement of the absolute accuracy is assumed to be the mid point of the analog input voltage width that outputs the same output code from an A-D converter with ideal characteristics. For example, in the case of the 10-bit resolution mode, when $V_{REF} = 5.12$ V, 1 LSB width is 5 mV, and 0 mV, 5 mV, 10 mV, 15 mV, 20 mV, ... are selected as the analog input voltages.

The absolute accuracy = ± 3 LSB indicates that when the analog input voltage is 25 mV, the output code expected from an ideal A-D conversion characteristics is "005₁₆," but the actual A-D conversion result is between "002₁₆" to "008₁₆."

The absolute accuracy includes the zero error and the full-scale error.

The absolute accuracy degrades when V_{REF} is lowered. Any of the output codes for analog input voltages in the range from V_{REF} to V_{CC} is "3FF₁₆."




Fig. 12.4.1 Absolute accuracy of A-D converter (10-bit resolution mode)

A-D CONVERTER

12.4 Absolute accuracy and Differential non-linearity error

12.4.2 Differential non-linearity error

The differential non-linearity error indicates the difference between the 1 LSB step width (the ideal analog input voltage width while the same output code is expected to output) of an A-D converter with ideal characteristics and the actual measured step width (the actual analog input voltage width while the same output code is output). (See Figure 12.4.2 for more details.) For example, in the case of the 10-bit resolution mode and $V_{REF} = 5.12$ V, the 1 LSB width of an A-D converter with ideal characteristics is 5 mV; but if the differential non-linearity error is ± 1 LSB, the actual measured 1 LSB width is in the range from 0 to 10 mV.




Fig. 12.4.2 Differential non-linearity error (10-bit resolution mode)

12.5 Comparison voltage in 8-bit resolution mode

In the 8-bit resolution mode, which is selected by the resolution select bit, the high-order 8 bits of the 10-bit successive approximation register are treated as the A-D conversion result. Accordingly, when compared with the 8-bit A-D converter, a comparison reference voltage is different by $3V_{REF}/2048$. (Refer to the underlined portions in Table 12.5.1). The difference of the output code change point is generated as shown in Figure 12.5.1.

Table 12.5.1 Comparison voltage

Comparison voltage V_{ref}	M37906's 8-bit resolution mode	8-bit A-D converter
	$\frac{V_{REF}}{2^8} \times n - \frac{V_{REF}}{2^{10}} \times 0.5$	$\frac{V_{REF}}{2^8} \times n - \frac{V_{REF}}{2^8} \times 0.5$

V_{REF} : Reference voltage

n : Contents of successive approximation register




Fig. 12.5.1 Difference of output code change point

A-D CONVERTER

12.6 Comparator function

12.6 Comparator function

By setting the AN_i pin comparator function select bit (See Figure 12.2.5.) to “1,” the comparator function can be selected for each pin AN_i.

For pin AN_i where the comparator function is selected, the following comparison operation is performed.

- ① A 10-bit value (a set value), of which high-order 8 bits consist of the corresponding A-D register i (at an even-numbered address)’s contents and of which low-order 2 bits = “10₂,” is D-A converted.
- ② The result of the D-A conversion (that is to say, comparison voltage V_{ref}) is compared with an analog voltage input from an analog input pin.
- ③ The value to be stored into the AN_i pin comparator result bit (see Figure 12.2.6.) depends on the comparison result as follows:
 - When $V_{ref} >$ analog input voltage, “0” is stored.
 - When $V_{ref} <$ analog input voltage, “1” is stored.

12.7 One-shot mode

In the one-shot mode, the operation for an input voltage from one selected analog input pin is performed once, and an A-D conversion interrupt request occurs at completion of the operation.

12.7.1 Settings for one-shot mode

Figures 12.7.1 and 12.7.2 show initial setting examples for related registers in the one-shot mode.

When using an interrupt, it is necessary to set the related registers to enable an interrupt. Refer to “CHAPTER 6. INTERRUPTS” for more details.





Fig. 12.7.1 Initial setting example for related registers in one-shot mode (1)

A-D CONVERTER

12.7 One-shot mode

Continued from preceding Figure 12.7.1



Note: Writing to the following must be performed while the A-D converter halts (in other words, before a trigger is generated); this must be done independent of the operation mode of the A-D converter.

- Each bit of the A-D control register 0, except bit 6
- Each bit of the A-D control register 1
- A-D register i (when the comparator function is selected)
- Comparator function select register 0

Especially, when the VREF connection select bit is cleared from "1" to "0," an interval of 1 μ s or more must be elapsed before occurrence of a trigger.

Fig. 12.7.2 Initial setting example for related registers in one-shot mode (2)

12.7.2 One-shot mode operation

- ① The A-D converter starts its operation when the A-D conversion start bit is set to "1."
- ② The A-D conversion is completed after 49 cycles of ϕ_{AD} in the 8-bit resolution mode, or 59 cycles of ϕ_{AD} in the 10-bit resolution mode. Then, the contents of the successive approximation register (conversion result) are transferred to the A-D register i.
When the comparator function is selected, the comparison is completed after 14 cycles of ϕ_{AD} . Then, the result of the comparison is stored into the AN_i pin comparator result bit.
- ③ At the same time as step ②, the A-D conversion interrupt request bit is set to "1."
- ④ The A-D conversion start bit is cleared to "0," and the A-D converter halts.

Figure 12.7.3 shows the operation in the one-shot mode.




Fig. 12.7.3 Operation in one-shot mode

A-D CONVERTER

12.8 Repeat mode

12.8 Repeat mode

In the repeat mode, the A-D conversion for an input voltage from one selected analog input pin is performed repeatedly.

In this mode, no A-D conversion interrupt request occurs. Additionally, the A-D conversion start bit (bit 6 at address 1E16) remains set to “1” until it is cleared to “0” by software, and the A-D converter repeats its operation while the A-D conversion start bit = “1.”

12.8.1 Settings for repeat mode

Figures 12.8.1 and 12.8.2 show initial setting examples for related registers in the repeat mode.





Fig. 12.8.1 Initial setting example for related registers in repeat mode (1)

Continued from preceding Figure 12.8.1



Note: Writing to the following must be performed while the A-D converter halts (in other words, before a trigger is generated); this must be done independent of the operation mode of the A-D converter.

- Each bit of the A-D control register 0, except bit 6
- Each bit of the A-D control register 1
- A-D register i (when the comparator function is selected)
- Comparator function select register 0

Especially, when the VREF connection select bit is cleared from "1" to "0," an interval of 1 μ s or more must be elapsed before occurrence of a trigger.

Fig. 12.8.2 Initial setting example for related registers in repeat mode (2)

A-D CONVERTER

12.8 Repeat mode

12.8.2 Repeat mode operation

- ① The A-D converter starts its operation when the A-D conversion start bit is set to “1.”
- ② The 1st A-D conversion is completed after 49 cycles of ϕ_{AD} in the 8-bit resolution mode, or 59 cycles of ϕ_{AD} in the 10-bit resolution mode. Then, the contents of the successive approximation register (conversion result) are transferred to the A-D register i.
When the comparator function is selected, the 1st comparison is completed after 14 cycles of ϕ_{AD} . Then, the result of the comparison is stored into the AN_i pin comparator result bit.
- ③ The A-D converter repeats its operation until the A-D conversion start bit is cleared to “0” by software. The conversion result is transferred to the A-D register i each time the conversion is completed. When the comparator function is selected, the comparison result is stored into the AN_i pin comparator result bit each time the comparison is completed.

Figure 12.8.3 shows the operation in the repeat mode.




Fig. 12.8.3 Operation in repeat mode

12.9 Single sweep mode

In the single sweep mode, the operation for the input voltages from multiple selected analog input pins are performed, one at a time. The operation is performed in ascending sequence from pin AN₀ to pin AN₇. An A-D conversion interrupt request occurs when the operations for all selected analog input pins are completed.

12.9.1 Settings for single sweep mode

Figures 12.9.1 and 12.9.2 show initial setting examples for related registers in the single sweep mode. When using an interrupt, it is necessary to set the related registers to enable an interrupt. Refer to “CHAPTER 6. INTERRUPTS” for more details.





Fig. 12.9.1 Initial setting example for related registers in single sweep mode (1)

A-D CONVERTER

12.9 Single sweep mode

Continued from preceding Figure 12.9.



Note: Writing to the following must be performed while the A-D converter halts (in other words, before a trigger is generated); this must be done independent of the operation mode of the A-D converter.

- Each bit of the A-D control register 0, except bit 6
- Each bit of the A-D control register 1
- A-D register i (when the comparator function is selected)
- Comparator function select register 0

Especially, when the VREF connection select bit is cleared from "1" to "0," an interval of 1 μ s or more must be elapsed before occurrence of a trigger.

Fig. 12.9.2 Initial setting example for related registers in single sweep mode (2)

12.9.2 Single sweep mode operation

- ① The A-D converter starts its operation for the input voltage at pin AN_0 when the A-D conversion start bit is set to "1."
- ② The A-D conversion for the input voltage at pin AN_0 is completed after 49 cycles of ϕ_{AD} in the 8-bit resolution mode, or 59 cycles of ϕ_{AD} in the 10-bit resolution mode. Then, the contents of the successive approximation register (conversion result) are transferred to the A-D register 0. When the comparator function is selected, the comparison for pin AN_0 is completed after 14 cycles of ϕ_{AD} . Then, the result of the comparison is stored into the AN_0 pin comparator result bit.
- ③ The operations for all selected analog input pins are performed.
In the 8-bit and 10-bit resolution modes, the conversion result is transferred to the corresponding A-D register i each time when the A-D conversion per one pin is completed. When the comparator function is selected, the comparison result is stored into the AN_i pin comparator result bit each time the comparison for one pin is completed.
- ④ When step ③ is completed, the A-D conversion interrupt request bit is set to "1."
- ⑤ The A-D conversion start bit is cleared to "0," and the A-D converter halts.

Note that the operation time for pins AN_0 to AN_4 is equivalent to the time for 6 pins when the A-D sweep pin select bits (bits 1, 0 at address $1F_{16}$) = "10₂."

Figure 12.9.3 shows the operation in the single sweep mode.




Fig. 12.9.3 Operation in single sweep mode

A-D CONVERTER

12.10 Repeat sweep mode 0

12.10 Repeat sweep mode 0

In the repeat sweep mode, the A-D conversions for input voltages from multiple selected analog input pins are performed repeatedly. The A-D conversion is performed in ascending sequence from pin AN₀ to pin AN₇. In this mode, no A-D conversion interrupt request occurs. Additionally, the A-D conversion start bit (bit 6 at address 1E₁₆) remains set to “1” until it is cleared to “0” by software, and the A-D converter repeats its operation while the A-D conversion start bit = “1.”

12.10.1 Settings for repeat sweep mode 0

Figures 12.10.1 and 12.10.2 show initial setting examples for related registers in the repeat sweep mode 0.





Fig. 12.10.1 Initial setting example for related registers in repeat sweep mode 0 (1)

Continued from preceding Figure 12.10.1



Note: Writing to the following must be performed while the A-D converter halts (in other words, before a trigger is generated); this must be done independent of the operation mode of the A-D converter.

- Each bit of the A-D control register 0, except bit 6
- Each bit of the A-D control register 1
- A-D register i (when the comparator function is selected)
- Comparator function select register 0

Especially, when the VREF connection select bit is cleared from "1" to "0," an interval of 1 μ s or more must be elapsed before occurrence of a trigger.

Fig. 12.10.2 Initial setting example for related registers in repeat sweep mode 0 (2)

A-D CONVERTER

12.10 Repeat sweep mode 0

12.10.2 Repeat sweep mode 0 operation

- ① The A-D converter starts its operation for the input voltage at pin AN_0 when the A-D conversion start bit is set to "1."
- ② The A-D conversion for the input voltage at pin AN_0 is completed after 49 cycles of ϕ_{AD} in the 8-bit resolution mode, or 59 cycles of ϕ_{AD} in the 10-bit resolution mode. Then, the contents of the successive approximation register (conversion result) are transferred to the A-D register 0. When the comparator function is selected, the comparison for pin AN_0 is completed after 14 cycles of ϕ_{AD} . Then, the result of the comparison is stored into the AN_0 pin comparator result bit.
- ③ The operations for all selected analog input pins are performed. The conversion result is transferred to the corresponding A-D register i each time when the A-D conversion per one pin is completed. When the comparator function is selected, the comparison result is stored into the AN_i pin comparator result bit each time the comparison for one pin is completed.
- ④ The operations for all selected analog input pins are performed again.
- ⑤ The A-D converter repeats its operation until the A-D conversion start bit is cleared to "0" by software.

Note that the operation time for pins AN_0 to AN_4 is equivalent to the time for 6 pins when the A-D sweep pin select bits (bits 1, 0 at address $1F_{16}$) = "10₂."

Figure 12.10.3 shows the operation in the repeat sweep mode 0.




Fig. 12.10.3 Operation in repeat sweep mode 0

[Precautions for A-D converter]

1. Be sure to clear the V_{REF} connection select bit to "0."
2. Writing to the following must be performed before a trigger is generated (in other words, while the A-D converter halts); this must be done independent of the operation mode of the A-D converter.
 - Each bit of the A-D control register 0, except bit 6
 - Each bit of the A-D control register 1
 - A-D register i (when the comparator function is selected)
 - Comparator function select register 0
 - Comparator result register 0

Especially, when any instruction which clears the V_{REF} connection select bit from "1" to "0" has been executed (in other words, the resistor ladder network is connected with pin V_{REF} by this instruction), an interval of 1 μ s or more must be elapsed before occurrence of a trigger.

3. Reading from A-D register i (when the comparator function is selected) must be performed before occurrence of a trigger (in other words, while the A-D converter halts.). The value undefined at reading.
4. When using pin AN_3 , be sure that the D-A₀ output enable bit (bit 0 at address 96_{16}) = "0" (output disabled). When using pin AN_4 , be sure that the D-A₁ output enable bit (bit 1 at address 96_{16}) = "0" (output disabled).
5. Note that the operation time for pins AN_0 to AN_4 is equivalent to the time for 6 pins when the A-D sweep pin select bits (bits 1, 0 at address $1F_{16}$) = "10₂" in the single sweep mode and repeat sweep mode 0.
6. Refer to section "**Appendix. 7 Countermeasures against noise**" when using the A-D converter.

A-D CONVERTER

[Precautions for A-D converter]

MEMORANDUM

CHAPTER 13

D-A CONVERTER

- 13.1 Overview
- 13.2 Block description
- 13.3 D-A conversion method
- 13.4 Setting method
- 13.5 Operation description
- [Precautions for D-A converter]

D-A CONVERTER

13.1 Overview, 13.2 Block description

13.1 Overview

The M37906 is provided with two independent D-A converters of the R-2R type with 8-bit resolution. These D-A converters convert the values loaded in D-A register i ($i = 0, 1$) to analog voltages and output them from pin DA_i .

13.2 Block description

Figure 13.2.1 shows the block diagram of the D-A converter. The registers related to the D-A converter are described below.




Fig. 13.2.1 D-A converter block diagram

13.2.1 D-A control register

Figure 13.2.2 shows the structure of the D-A control register.

Pin DA_i (*i* = 0, 1) serves as the analog voltage output pin of the D-A converter. Since pin DA_i is equipped with no internal buffer amplifier, it is necessary to connect a buffer amplifier externally to pin DA_i, if this pin is needed to be connected with a low-impedance load.

Pin DA_i is multiplexed with an analog input pin, external interrupt input pin, and trigger input pin in the pulse output port mode. When any of the D-A_i output enable bits is set to "1" (output enabled), the corresponding pin is used only as pin DA_i, not as any other multiplexed input/output pin (including a programmable I/O port pin).




Fig. 13.2.2 Structure of D-A control register

(1) D-A_i output enable bits (Bits 0, 1)

Setting any of the D-A_i output enable bits to "1" (output enabled) allows the corresponding pin DA_i to output D-A converted analog voltage, regardless of the contents of the corresponding bits of the port P7 direction register.

13.2.2 D-A register *i* (*i* = 0, 1)

Each pin DA_i outputs the analog voltage corresponding to the value loaded in D-A register *i*. Figure 13.2.3 shows the structure of D-A register *i*.




Fig. 13.2.3 Structure of D-A register *i*

D-A CONVERTER

13.3 D-A conversion method

13.3 D-A conversion method

The reference voltage V_{REF} is divided according to the value loaded in D-A register i, and it is output as an analog voltage from pin DA_i .

Figure 13.3.1 shows the equivalent circuit diagram of the D-A converter.




Fig. 13.3.1 Equivalent circuit diagram of D-A converter

13.4 Setting method

Figure 13.4.1 shows an initial setting example of registers related to the D-A converter.




Fig. 13.4.1 Initial setting example of registers related to D-A converter

13.5 Operation description

When any of the D-Ai output enable bits is set to "1," the value loaded in D-A register i is converted to an analog voltage, and the analog voltage is output from pin DAi.

The relationship between analog output voltage V and value n, which has been loaded in D-A register i, can be expressed as follows :

$$V = V_{REF} \times \frac{n}{256} \quad (n = 0 \text{ to } 255)$$

V_{REF} : Reference voltage

D-A CONVERTER

[Precautions for D-A converter]

[Precautions for D-A converter]

1. Pin DAI is multiplexed with an analog input pin, external interrupt input pin, and trigger input pin in the pulse output port mode. When any of the D-Ai output enable bits is set to “1” (output enabled), the corresponding pin is used as pin DAI, not as any other multiplexed input/output pin (including a programmable I/O port pin).
2. When not using the D-A converter, be sure to do as follows:
 - Clear the D-Ai (i = 0, 1) output enable bit (bits 0, 1 at address 96₁₆) to “0.”
 - Clear the contents of D-A register i (addresses 98₁₆, 99₁₆) to “00₁₆.”

CHAPTER 14

WATCHDOG TIMER

14.1 Block description

14.2 Operation description

[Precautions for watchdog timer]

WATCHDOG TIMER

14.1 Block description

The watchdog timer functions as follows:

- Detects a program runaway.
- At stop mode termination, measures a certain time after oscillation starts. (Refer to section “15.3 Stop mode.”)

14.1 Block description

Figure 14.1.1 shows the block diagram of the watchdog timer, and registers relevant to the watchdog timer are described below.




Fig. 14.1.1 Block diagram of watchdog timer

WATCHDOG TIMER

14.1 Block description

14.1.1 Watchdog timer

Figure 14.1.2 shows the structure of the watchdog timer register.

The watchdog timer is a 12-bit counter where the count source which is selected with the watchdog timer frequency select bit (bit 0 at address 61₁₆) is counted down. A value of “FFF₁₆” is automatically set in the watchdog timer if any of the following conditions is satisfied. An arbitrary value cannot be set to the watchdog timer.

- When dummy data is written to the watchdog timer register. (See Figure 14.1.2.)
- When the most significant bit of watchdog timer becomes “0.”
- When the **STP** instruction is executed. (Refer to section “15.3 Stop mode.”)
- At reset




Fig. 14.1.2 Structure of watchdog timer register

14.1.2 Watchdog timer frequency select register

Figure 14.1.3 shows the structure of the watchdog timer frequency select register.




Fig. 14.1.3 Structure of watchdog timer frequency select register

(1) Watchdog timer frequency select bit (bit 0)

This bit is used to select a count source of the watchdog timer.

(2) Watchdog timer clock source select bits at STP termination (bits 7, 6)

These bits are used to select a count source at stop mode termination.

For details of the operation at stop mode termination, refer to section “15.3 Stop mode.”

WATCHDOG TIMER

14.1 Block description

14.1.3 Particular function select register 2

When not using the watchdog timer, this register can be used to disable the watchdog timer. Figure 14.1.4 shows the structure of the particular function select register 2.




Fig. 14.1.4 Structure of particular function select register 2

In addition, even when the watchdog timer is disabled by this register, the watchdog timer can be active only at the stop mode termination if the external clock input select bit (bit 1 at address 62_{16}) = "0." (Refer to section "**15.3 Stop mode.**")

14.2 Operation description

The operations of the watchdog timer are described below.

14.2.1 Basic operation

- ① Watchdog timer starts counting down from “FFF₁₆.”
- ② When the watchdog timer's most significant bit becomes “0” (counted 2048 times), a watchdog timer interrupt request occurs. (See Table 14.2.1.)
- ③ When the interrupt request occurs in above ②, a value of “FFF₁₆” is set to the watchdog timer.

A watchdog timer interrupt is a non-maskable interrupt. When a watchdog timer interrupt request is accepted, the processor interrupt priority level (IPL) is set to “111₂.”

Table 14.2.1 Occurrence interval of watchdog timer interrupt request

Watchdog timer frequency select bit	f(f _{sys}) = 20 MHz	
	Count source	Occurrence interval (Note)
0	Wf ₅₁₂	52.43 ms
1	Wf ₃₂	3.28 ms

Note: This applies when the peripheral device's clock select bits 1, 0 (bits 7, 6 at address BC₁₆) = “00₂.”

WATCHDOG TIMER

14.2 Operation description

Be sure to write dummy data to the watchdog timer register (address 60_{16}) before the most significant bit of the watchdog timer becomes "0." When writing to the watchdog timer is not performed owing to a program runaway and the watchdog timer's most significant bit becomes "0," a watchdog timer interrupt request occurs. This informs that a program runaway has occurred.

In order to reset the microcomputer when a program runaway has been detected, write "1" to the software reset bit (bit 6 at address $5E_{16}$) in the watchdog timer interrupt routine.

Figure 14.2.1 shows an example of a program runaway detected by the watchdog timer.




Fig. 14.2.1 Example of program runaway detection by watchdog timer

14.2.2 Stop period

The watchdog timer stops its operation in any of the following cases:

- ① During Wait mode (Refer to section “15.4 Wait mode.”)
- ② During Stop mode (Refer to section “15.3 Stop mode.”)

When state ① has been terminated, the watchdog timer restarts counting from the state immediately before it stops its operation. For the watchdog timer's operation at termination of state ②, refer to section “14.2.3 Operation in stop mode.”

14.2.3 Operations in stop mode

When the **STP** instruction has been executed, a value of “FFF₁₆” is set to the watchdog timer, and the watchdog timer stops its operation in the stop mode. Immediately after the stop mode termination, the watchdog timer operates as follows.

(1) When stop mode is terminated by hardware reset

Supply of ϕ_{CPU} and ϕ_{BIU} starts immediately after the stop mode termination, and the microcomputer performs “operation after reset.” (Refer to “CHAPTER 3. RESET.”) The watchdog timer frequency select bit becomes “0,” and the watchdog timer starts counting of Wf_{512} from “FFF₁₆.”

(2) When stop mode is terminated by interrupt occurrence (with watchdog timer used) (Note)

Immediately after the stop mode termination, the watchdog timer starts counting the count source selected by the watchdog timer clock source select bits at STP termination (bits 6, 7 at address 61₁₆), starting from “FFF₁₆.” It is independent of the watchdog timer frequency select bit (bit 0 at address 61₁₆). When the most significant bit of the watchdog timer becomes “0,” supply of ϕ_{CPU} and ϕ_{BIU} starts. (At this time, no watchdog timer interrupt request occurs.)

When supply of ϕ_{CPU} and ϕ_{BIU} starts, the routine of the interrupt which the microcomputer used to terminate the stop mode is executed. The watchdog timer restarts counting of the count source (Wf_{32} or Wf_{512}), which was counted immediately before execution of the **STP** instruction, starting from “FFF₁₆.”

Note: For the setting of the usage of the watchdog timer, refer to section “15.3 Stop mode.”

(3) When stop mode is terminated by interrupt occurrence (with watchdog timer not used) (Note)

Supply of ϕ_{CPU} and ϕ_{BIU} starts immediately after the stop mode termination, and the routine of the interrupt which the microcomputer used to terminate the stop mode is executed. The watchdog timer restarts counting of the count source (Wf_{32} or Wf_{512}), which was counted immediately before execution of the **STP** instruction, starting from “FFF₁₆.”

Note: For the setting of the usage of the watchdog timer, refer to section “15.3 Stop mode.”

WATCHDOG TIMER

[Precautions for watchdog timer]

[Precautions for watchdog timer]

1. When dummy data has been written to address 60₁₆ with the 16-bit data length, writing to address 61₁₆ is simultaneously performed. Accordingly, when the user does not want to change the contents of the watchdog timer frequency select bit (bit 0 at address 61₁₆) and watchdog timer clock source select bits at STP termination (bits 6, 7 at address 61₁₆), be sure to write again the values which are currently set in these bits, simultaneously with writing to address 60₁₆.
2. When the **STP** instruction is executed, the watchdog timer stops its operation. If the **STP** instruction's code (31₁₆, 30₁₆) has accidentally been executed owing to a program runaway, the watchdog timer stops its operation. Therefore, in the system where the watchdog timer is used to detect a program runaway, we recommend that the STP instruction invalidity select bit (bit 0 at address 62₁₆) = "1." (**STP** instruction is invalid.) Refer to section "**15.3 Stop mode.**"



CHAPTER 15

STOP AND WAIT MODES

- 15.1 Overview
- 15.2 Block description
- 15.3 Stop mode
- 15.4 Wait mode

STOP AND WAIT MODES

15.1 Overview

15.1 Overview

When there is no need for operation of the central processing unit (CPU), the stop and wait modes are used to stop oscillation or internal clock. As a result, the power consumption can be saved. The microcomputer enters the stop mode when the **STP** instruction has been executed; the microcomputer enters the wait mode when the **WIT** instruction has been executed.

The stop and wait modes are terminated by an interrupt request occurrence or hardware reset.

Table 15.1.1 lists the states in the stop and wait modes and operations after these modes are terminated.

Table 15.1.1 States in stop and wait modes and operations after these modes are terminated

Item	Stop mode		Wait mode	
	When watchdog timer is used at termination (See Figure 15.3.1.)	When watchdog timer is not used at termination (See Figure 15.3.1.)	System clock is active. (Bit 3 at address 63 ₁₆ = "0")	System clock is inactive. (Bit 3 at address 63 ₁₆ = "1")
States	Oscillation	Inactive.	Active.	
	PLL frequency multiplier	Stopped.	Operates (Note 1).	
	ϕ_{CPU} , ϕ_{BIU}	Inactive.	Inactive.	
	f_{sys} , clock ϕ_1 , f_1 to f_{4096}	Inactive.	Active.	Inactive.
	Wf_{32} , Wf_{512}	Inactive.	Inactive.	
	Internal peripheral	Timers A, B	Can operate only in the event counter mode.	Operates.
		Serial I/O	Can operate only when an external clock is selected.	Operates.
		A-D converter	Stopped.	Operates.
		D-A converter	Stopped.	Operates.
		Watchdog timer	Stopped.	Stopped.
		Pins	Retains the state at the STP instruction execution.	Retains the state at the WIT instruction execution.
Operation after termination	Termination due to interrupt request occurrence	Supply of ϕ_{CPU} , ϕ_{BIU} starts after a certain time has been measured by using the watchdog timer.	Supply of ϕ_{CPU} , ϕ_{BIU} starts immediately after termination (Note 2).	Supply of ϕ_{CPU} , ϕ_{BIU} starts immediately after termination.
	Termination due to hardware reset	Operation after hardware reset		Operation after hardware reset

Notes 1: This applies when the PLL circuit operation enable bit (bit 1 at address BC₁₆) = "1."

2: See Table 15.3.2.

15.2 Block description

Figure 15.2.1 shows the block diagram of the clock generating circuit with the **STP** and **WIT** instructions. Also, registers relevant to these modes are described below.




Fig. 15.2.1 Block diagram of clock generating circuit with STP and WIT instructions

STOP AND WAIT MODES

15.2 Block description

15.2.1 Particular function select register 0

Figure 15.2.2 shows the structure of the particular function select register 0, and Figure 15.2.3 shows the writing procedure for the particular function select register 0.

Particular function select register 0 (Address 62₁₆)

b7	b6	b5	b4	b3	b2	b1	b0
0	0	0	0	0	0		

Bit	Bit name	Function	At reset	R/W
0	STP instruction invalidity select bit	0 : STP instruction is valid. 1 : STP instruction is invalid.	0	RW (Note)
1	External clock input select bit	0 : Oscillation circuit is active. (Oscillator is connected.) Watchdog timer is used at stop mode termination. 1 : Oscillation circuit is inactive. (External clock is input.) When the system clock select bit (bit 5 at address BC ₁₆) = "0," watchdog timer is not used at stop mode termination. When the system clock select bit = "1," watchdog timer is used at stop mode termination.	0	RW (Note)
7 to 2	Fix these bits to "000000."		0	RW

Note: Writing to these bits requires the following procedure:

- Write "55₁₆" to this register. (The bit status does not change only by this writing.)
- Succeedingly, write "0" or "1" to each bit.

Also, use the **MOVMB** (**MOV** when m = 1) instruction or **STAB** (**STA** when m = 1) instruction.

If an interrupt occurs between writing of "55₁₆" and next writing of "0" or "1," latter writing may be ignored. When there is a possibility that an interrupt occurs at the above timing, be sure to read this bit's contents after writing of "0" or "1," and verify whether "0" or "1" has correctly been written or not.

Fig. 15.2.2 Structure of particular function select register 0

(1) STP instruction invalidity select bit (bit 0)

Setting this bit to "1" invalidates the **STP** instruction. When using the stop mode, be sure to clear this bit to "0."

Writing to this bit requires the following procedure:

- Write "55₁₆" to address 62₁₆.
- Succeedingly, write "0" or "1" to this bit. (See Figure 15.2.3.)

If an interrupt occurs between writing of "55₁₆" and next writing of "0" or "1," latter writing may be ignored. When there is a possibility that an interrupt occurs at the above timing, be sure to read this bit's contents after writing of "0" or "1," and verify whether "0" or "1" has correctly been written or not.

(2) External clock input select bit (bit 1)

When this bit = "0," the oscillation driver circuit between pins X_{IN} and X_{OUT} is operating. At the stop mode termination owing to an interrupt occurrence, the watchdog timer is used.

Setting this bit to "1" stops the oscillation driver circuit between pins X_{IN} and X_{OUT} and keeps the output level at pin X_{OUT} being "H." (Refer to section "16.3 Stop of oscillation circuit.") At the stop mode termination owing to an interrupt occurrence, the watchdog timer is not used if the system clock select bit (bit 5 at address BC_{16}) = "0," where as the watchdog timer is used if the system clock select bit = "1."

To rewrite this bit, write "0" or "1" just after writing of "55₁₆" to address 62₁₆. (See Figure 15.2.3.)

Note that if an interrupt occurs between writing of "55₁₆" and next writing of "0" or "1," latter writing may be ignored. When there is a possibility that an interrupt occurs at the above timing, be sure to read this bit's contents after writing of "0" or "1," and verify whether "0" or "1" has correctly been written or not.

In addition, even when the watchdog timer is disabled by the particular function select register 2 (address 64₁₆), the watchdog timer can be active only at the stop mode termination if this bit = "0." (Refer to section "15.3 Stop mode.")




Fig. 15.2.3 Writing procedure for particular function select register 0

15.2 Block description

Figure 15.2.4 shows the structure of the particular function select register 1.

Fig. 15.2.4 Structure of particular function select register 1

At the stop mode termination, be sure to clear this bit to "0" by software.

At the wait mode termination, be sure to clear this bit to “0” by software.

STOP AND WAIT MODES

15.2 Block description

15.2.3 Watchdog timer frequency select register

Figure 15.2.5 shows the structure of the watchdog timer frequency select register.




Fig. 15.2.5 Structure of watchdog timer frequency select register

(1) Watchdog timer clock source select bits at STP termination (bits 7, 6)

These bits are used to select a count source at stop mode termination.

For details of the operation at stop mode termination, refer to section “15.3 Stop mode.”

STOP AND WAIT MODES

15.3 Stop mode

15.3 Stop mode

When the **STP** instruction has been executed, each of the oscillation and the PLL frequency multiplier's operation becomes inactive. This state is called "stop mode." (See Table 15.1.1)

In the stop mode, even when oscillation becomes inactive, the contents of the internal RAM can be retained if V_{CC} (the power source voltage) $\geq V_{RAM}$ (RAM hold voltage). Furthermore, since the CPU and internal peripheral devices which use any of clocks f_1 to f_{4096} , Wf_{32} , Wf_{512} stop their operations, the power consumption can be saved.

The stop mode is terminated owing to an interrupt request occurrence or hardware reset.

When terminated owing to an interrupt request occurrence, an instruction can be executed immediately after termination if all of the following conditions are satisfied. (Refer to section "15.3.2 Terminate operation at interrupt request occurrence (when not using watchdog timer)."):

- An stable clock is input from the external. (The external clock input select bit (bit 1 at address 62_{16}) = "1.")
- The PLL frequency multiplier is not used. (The system clock select bit (bit 5 at address BC_{16}) = "0.")

When terminated owing to an interrupt request occurrence, an instruction will be executed after the oscillation stabilizing time has been measured by using the watchdog timer if any of the following conditions is satisfied. (Refer to section "15.3.1 Terminate operation at interrupt request occurrence (when using watchdog timer)."):

- An oscillator is used. (The external clock input select bit (bit 1 at address 62_{16}) = "0.")
- The PLL frequency multiplier is used. (The system clock select bit (bit 5 at address BC_{16}) = "1.")

15.3.1 Terminate operation at interrupt request occurrence (when using watchdog timer)

At the stop mode termination, execution of an instruction is started after a certain time has been measured by using the watchdog timer. (See Figure 15.3.1.)

- ① When an interrupt request occurs, an oscillator starts its operation. Also, when the PLL circuit operation enable bit (bit 1 at address BC_{16}) = "1," the PLL frequency multiplier starts its operation. Simultaneously with this, each supply of clocks f_{sys} , ϕ_1 , f_1 to f_{4096} , Wf_{32} , Wf_{512} starts.
- ② By start of oscillation in ①, the watchdog timer starts its operation. Regardless of the watchdog timer frequency select bit (bit 0 at address 61_{16}), the watchdog timer counts a count source (fX_{16} to fX_{128}), which is selected by the watchdog timer clock source select bits at STP termination (bits 7, 6 at address 61_{16}). This counting is started from a value of "FFF₁₆."
- ③ When the most significant bit (MSB) of the watchdog timer becomes "0," each supply of ϕ_{CPU} , ϕ_{BIU} starts. (At this time, no watchdog timer interrupt request occurs.) Also, the count source of the watchdog timer returns to the count source selected by the watchdog timer frequency select bits (in order words, Wf_{32} or Wf_{512}).
- ④ The interrupt request which occurred in ① is accepted.

For the watchdog timer, refer to "CHAPTER 14. WATCHDOG TIMER."

Table 15.3.1 lists the interrupts which can be used to terminate the stop mode.

Table 15.3.1 Interrupts which can be used to terminate stop mode

Interrupt	Usage condition for interrupt request occurrence
\overline{INT}_i interrupt ($i = 3$ to 7)	In event counter mode
Timer A $_i$ interrupt ($i = 0$ to 2 , 4 , 9)	
Timer B $_i$ interrupt ($i = 0$ to 2)	
UART $_i$ transmit interrupt ($i = 0$, 1)	When an external clock is selected.
UART $_i$ receive interrupt ($i = 0$, 1)	

Notes 1: When multiple interrupts are enabled, the stop mode is terminated owing to the interrupt request which occurs first.

2: For interrupts, refer to "CHAPTER 6. INTERRUPTS" and each peripheral device's chapter.

STOP AND WAIT MODES

15.3 Stop mode

Before executing the **STP** instruction, be sure to enable an interrupt which is to be used for the stop mode termination.

Also, make sure that the interrupt priority level of an interrupt, which is to be used for the termination, is higher than the processor interrupt priority level (IPL) of a routine where the **STP** instruction is executed. After oscillation starts (①), there is a possibility that each interrupt request occurs until the supply of ϕ_{CPU} , ϕ_{BIU} starts (③). The interrupt requests which occurred during this period are accepted in order of priority after the watchdog timer's MSB becomes "0." (When the level sense of an \overline{INT}_i interrupt is used, however, no interrupt request is retained. Therefore, if pin \overline{INT}_i is at the invalid level when the watchdog timer's MSB becomes "0," no interrupt request is accepted.) For an interrupt which has no need to be accepted, be sure to set its interrupt priority level to "0" (Interrupt disabled) before executing the **STP** instruction.

15.3.2 Terminate operation at interrupt request occurrence (when not using watchdog timer)

At the stop mode termination, an instruction is executed without use of the watchdog timer. (See Figure 15.3.1.)

- ① When an interrupt request occurs, clock input from pin X_{IN} starts. Simultaneously, supply of clocks f_{sys} , ϕ_1 , f_1 to f_{4096} , Wf_{32} , Wf_{512} starts.
- ② Supply of ϕ_{CPU} , ϕ_{BIU} starts after the time listed in Table 15.3.2 has elapsed.
- ③ The interrupt request which occurred in ① is accepted.

Table 15.3.2 Time after stop mode is terminated until supply of ϕ_{CPU} , ϕ_{BIU} starts

Watchdog timer clock source select bits at STP termination (bits 7, 6 at address 61 ₁₆)	Time until supply of ϕ_{CPU} and ϕ_{BIU} starts
00	$f_{X_{IN}} \times 19$ cycles
01	$f_{X_{IN}} \times 11$ cycles
10	$f_{X_{IN}} \times 67$ cycles
11	$f_{X_{IN}} \times 35$ cycles

Before executing the **STP** instruction, be sure to set as follows:

- Enable an interrupt which is to be used for the stop mode termination.

Also, make sure that the interrupt priority level of an interrupt, which is to be used for the termination, is higher than the processor interrupt priority level (IPL) of a routine where the **STP** instruction is executed.

- The external clock input select bit (bit 1 at address 62₁₆) = "1" (**Note**)

- The system clock select bit (bit 5 at address BC₁₆) = "0" (**Note**)

Note: Simultaneously, the oscillation driver circuit between pins X_{IN} and X_{OUT} stops, and the output level at pin X_{OUT} is kept "H." (Refer to section "16.3 Stop of oscillation circuit.")

STOP AND WAIT MODES

15.3 Stop mode




Fig. 15.3.1 Stop mode terminate sequence owing to interrupt request occurrence

15.3.3 Terminate operation at hardware reset

Although each of the CPU and SFR area is initialized, the contents of the internal RAM immediately before the **STP** instruction execution are retained. The terminate sequence is the same as the internal processing sequence after reset.

For reset, refer to “**CHAPTER 3. RESET.**”

Also, the STP-instruction-execution status bit (bit 0 at address 63₁₆) is used for the following verification:

- Which of the power-on reset and hardware reset has been used to reset the system?
- Has the hardware reset been used for the stop mode termination?

STOP AND WAIT MODES

15.4 Wait mode

15.4 Wait mode

When the **WIT** instruction is executed, both of ϕ_{CPU} and ϕ_{BIU} become inactive. (The oscillation does not become inactive.) This state is called “wait mode.” (See Table 15.1.1.)

In the wait mode, the power consumption can be saved with V_{CC} (the power source voltage) retained. When using no internal peripheral device in the wait mode, the power consumption can be saved furthermore since each of f_{sys} and internal peripheral device's operation clock can be inactive. (Refer to section “**16.2 Stop of system clock in wait mode.**”)

The wait mode is terminated owing to an interrupt request occurrence or hardware reset.

The wait mode terminate operation is described below.

15.4.1 Terminate operation at interrupt request occurrence

- ① When an interrupt request occurs, each supply of ϕ_{CPU} and ϕ_{BIU} starts.
- ② The interrupt request which occurred in ① is accepted.

Table 15.4.1 lists the interrupts which can be used for the wait mode termination.

Table 15.4.1 Interrupts which can be used for wait mode termination

Interrupt	Usage conditions for interrupt request occurrences	
	System clock in action	System clock out of action
INT_i interrupt ($i = 3$ to 7)	_____	
Timer A_i interrupt ($i = 0$ to $2, 4, 9$)	_____	In event counter mode
Timer B_i interrupt ($i = 0$ to 2)	_____	
UART $_i$ transmit interrupt ($i = 0, 1$)	_____	When an external clock is selected.
UART $_i$ receive interrupt ($i = 0, 1$)	_____	
A-D conversion interrupt	_____	Do not use.

Notes 1: When multiple interrupts are enabled, the wait mode is terminated owing to the interrupt request which occurs first.

2: For interrupts, refer to “**CHAPTER 6. INTERRUPTS**” and each peripheral device's chapter.

Before executing the **WIT** instruction, be sure to enable an interrupt which is to be used for the wait mode termination.

Also, make sure that the interrupt priority level of an interrupt, which is to be used for termination, is higher than the processor interrupt priority level (IPL) of a routine where the **WIT** instruction is executed.

Also, when multiple interrupts in Table 15.4.1 are enabled, the wait mode is terminated owing to the interrupt request which occurs first.

15.4.2 Terminate operation at hardware reset

Although each of the CPU and SFR area is initialized, the contents of the internal RAM immediately before the **WIT** instruction execution are retained. The terminate sequence is the same as the internal processing sequence after reset.

For reset, refer to “**CHAPTER 3. RESET.**”

Also, the WIT-instruction-execution status bit (bit 1 at address 63_{16}) is used for the following verification:

- Which of the power-on reset and hardware reset has been used to reset the system?
- Has the hardware reset been used for the wait mode termination?

CHAPTER 16

POWER SAVING FUNCTIONS

16.1 Overview

16.2 Inactivity of system clock in wait
mode

16.3 Stop of oscillation circuit

16.4 Pin V_{REF} disconnection

POWER SAVING FUNCTIONS

16.1 Overview

This chapter explains the functions to save the power consumption of the microcomputer and the total system including the microcomputer.

16.1 Overview

Table 16.1.1 lists the overview of the power saving functions. Each of these functions saves the power consumption of the total system. The registers related to the power saving functions are explained in the following.

Table 16.1.1 Overview of power saving functions

Item	Function	Reference
Inactivity of system clock in wait mode	In the wait mode, operating clocks for the internal peripheral devices and f_{sys} can be inactive.	CHAPTER 15. STOP AND WAIT MODES
Stop of oscillation circuit	When a stable clock externally generated is used, the drive circuit for oscillation between pins X_{IN} and X_{OUT} can be stopped. (The output level at pin X_{OUT} is fixed to "H.")	CHAPTER 4. CLOCK GENERATING CIRCUIT , Section 15.3 Stop mode
Pin V_{REF} disconnection	The V_{REF} input can be disconnected when the A-D converter is not used	CHAPTER 12. A-D CONVERTER

16.1.1 Particular function select register 0

Figure 16.1.1 shows the structure of the particular function select register 0, and Figure 16.1.2 shows the writing procedure for the particular function select register 0.

Particular function select register 0 (Address 62₁₆)

b7	b6	b5	b4	b3	b2	b1	b0
0	0	0	0	0	0	0	0

Bit	Bit name	Function	At reset	R/W
0	STP instruction invalidity select bit	0 : STP instruction is valid. 1 : STP instruction is invalid.	0	RW (Note)
1	External clock input select bit	0 : Oscillation circuit is active. (Oscillator is connected.) Watchdog timer is used at stop mode termination. 1 : Oscillation circuit is inactive. (External clock is input.) When the system clock select bit (bit 5 at address BC ₁₆) = "0," watchdog timer is not used at stop mode termination. When the system clock select bit = "1," watchdog timer is used at stop mode termination.	0	RW (Note)
7 to 2	Fix these bits to "000000."		0	RW

Note: Writing to these bits requires the following procedure:

- Write "55₁₆" to this register. (The bit status does not change only by this writing.)
- Succeedingly, write "0" or "1" to each bit.

Also, use the **MOVMB** (**MOVMB** when m = 1) instruction or **STAB** (**STA** when m = 1) instruction.

If an interrupt occurs between writing of "55₁₆" and next writing of "0" or "1," latter writing may be ignored. When there is a possibility that an interrupt occurs at the above timing, be sure to read this bit's contents after writing of "0" or "1," and verify whether "0" or "1" has correctly been written or not.

Fig. 16.1.1 Structure of particular function select register 0

POWER SAVING FUNCTIONS

16.1 Overview

(1) External clock input select bit (bit 1)

When this bit = "0," the oscillation driver circuit between pins X_{IN} and X_{OUT} is operating. Also, at the stop mode termination owing to an interrupt request occurrence, the watchdog timer is used.

Setting this bit to "1" stops the oscillation driver circuit between pins X_{IN} and X_{OUT} and keeps the output level at pin X_{OUT} being "H." (Refer to section "16.3 Stop of oscillation circuit.") At the stop mode termination owing to an interrupt request occurrence, the watchdog timer is not used if the system clock select bit (bit 5 at address BC_{16}) = "0," where as the watchdog timer is used if the system clock select bit = "1."

To rewrite this bit, write "0" or "1" just after writing of "55₁₆" to address 62₁₆. (See Figure 16.1.2.)

Note that if an interrupt occurs between writing of "55₁₆" and next writing of "0" or "1," latter writing may be ignored. When there is a possibility that an interrupt occurs at the above timing, be sure to read this bit's contents after writing of "0" or "1," and verify whether "0" or "1" has correctly been written or not.

In addition, even when the watchdog timer is disabled by the particular function select register 2 (address 64₁₆), the watchdog timer can be active only at the stop mode termination if this bit = "0." (Refer to section "15.3 Stop mode.")




Fig. 16.1.2 Writing procedure for particular function select register 0

16.1.2 Particular function select register 1

Figure 16.1.3 shows the structure of the particular function select register 1.

b7

b6

b5

b4

b3

b2

b1

b0

0

0

Particular function select register 1 (Address 63₁₆)

Bit	Bit name	Function	At reset	R/W
0	STP-instruction-execution status bit	0 : Normal operation. 1 : During execution of STP instruction	(Note 1)	RW (Note 2)
1	WIT-instruction-execution status bit	0 : Normal operation. 1 : During execution of WIT instruction	(Note 1)	RW (Note 2)
2	Fix this bit to "0."		0	RW
3	System clock stop select bit at WIT (Note 3)	0 : In the wait mode, system clock f_{sys} is active. 1 : In the wait mode, system clock f_{sys} is inactive.	0	RW
4	Fix this bit to "0."		0	RW
5	The value is "0" at reading.		0	—
6	Timer B2 clock source select bit (Valid in event counter mode.)	0 : External signal input to the TB _{2IN} pin is counted. 1 : f_{X32} is counted.	0	RW
7	The value is "0" at reading.		0	—

Notes 1:

At power-on reset, this bit becomes "0." At hardware reset or software reset, this bit retains the value just before reset.

2:

Even when "1" is written, the bit status will not change.

3:

Setting this bit to "1" must be performed just before execution of the WIT instruction. Also, after the wait state is terminated, this bit must be cleared to "0" immediately.

Fig. 16.1.3 Structure of particular function select register 1

(1) System clock stop select bit at WIT (bit 3)

Setting this bit to "1" makes the following clocks inactive in the wait mode: the operating clocks for the internal peripheral devices and f_{sys} . (Refer to section "16.2 Inactivity of system clock in wait mode.")

POWER SAVING FUNCTIONS

16.2 Inactivity of system clock in wait mode

16.2 Inactivity of system clock in wait mode

In the wait mode, if there is not need to operate the internal peripheral devices, setting the system clock stop select bit at WIT (See Figure 16.1.3.) to “1” makes the following clocks inactive: the operating clocks for the internal peripheral devices and f_{sys} . This saves the power consumption of the microcomputer.

Table 16.2.1 lists the states and operations in the wait mode and after this mode is terminated.

Table 16.2.1 States and operations in wait mode and after this mode is terminated

Item		System clock is active. (bit 3 at address 63 ₁₆ = 0)	System clock is inactive. (bit 3 at address 63 ₁₆ = 1)
States	Oscillation	Active.	
	PLL frequency multiplier	Operates (Note).	
	ϕ_{CPU} , ϕ_{BIU}	Inactive.	
	f_{sys} , Clock ϕ_1 , f_1 to f_{4096}	Active.	Inactive.
	Wf_{32} , Wf_{512}	Inactive.	
	Internal peripheral devices	Timers A, B	Can operate only in the event counter mode.
		Serial I/O	Can operate only when an external clock is selected.
		A-D converter	Stopped.
		D-A converter	Stopped.
		Watchdog timer	Stopped.
		Pins	Retains the state at the WIT instruction execution.
Operation after termination	Termination due to interrupt request occurrence	Supply of ϕ_{CPU} , ϕ_{BIU} starts immediately just after termination.	
	Termination due to hardware reset	Operation after hardware reset	

Note: This applies when the PLL circuit operation enable bit (bit 1 at address BC₁₆) = “1.”

POWER SAVING FUNCTIONS

16.3 Stop of oscillation circuit, 16.4 Pin V_{REF} disconnection

16.3 Stop of oscillation circuit

When a stable clock externally generated is input to pin X_{IN} , power consumption can be saved by setting the external clock input select bit to "1" to stop the drive circuit for oscillation between pins X_{IN} and X_{OUT} . (See Figure 16.1.1.) At this time, the output level at pin X_{OUT} is fixed to "H." Also, if the system clock select bit (bit 5 at address BC_{16}) = "0," the watchdog timer is not used when the stop mode is terminated owing to an interrupt request occurrence; therefore, the microcomputer can start instruction execution just after termination of the stop mode. When the system clock select bit = "1," in this case, the watchdog timer is used.

16.4 Pin V_{REF} disconnection

When the A-D converter is not used, power consumption can be saved by setting the V_{REF} connection select bit (See Figure 16.4.1) to "1." It is because the reference voltage input pin (V_{REF}) is disconnected from the ladder resistors of the A-D converter, and there is no current flow between them.

When the V_{REF} connection select bit has been cleared from "1" (V_{REF} disconnected) to "0" (V_{REF} connected), be sure to start the A-D conversion after an interval of 1 μ s or more has elapsed.

A-D control register 1 (Address 1F₁₆)

Bit	Bit name	Function	At reset	R/W
0	A-D sweep pin select bits (Valid in the single sweep mode and repeat sweep mode 0.) (Note 1)	b1 b0 0 0 : Pins AN ₀ and AN ₁ (2 pins) 0 1 : Pins AN ₀ to AN ₃ (4 pins) (Note 2) 1 0 : Pins AN ₀ to AN ₄ (5 pins) (Notes 2, 3) 1 1 : Do not select.	Undefined	RW
1			Undefined	RW
2	Fix this bit to "0."		0	RW
3	Resolution select bit	0 : 8-bit resolution mode 1 : 10-bit resolution mode	0	RW
4	A-D conversion frequency (ϕ_{AD}) select bit 1	See Table 12.2.1.	0	RW
5	Fix this bit to "0."		0	RW
6	V _{REF} connection select bit (Note 4)	0 : Pin V _{REF} is connected. 1 : Pin V _{REF} is disconnected.	0	RW
7	The value is "0" at reading.		0	—

Notes 1: These bits are invalid in the one-shot and repeat modes. (They may be either "0" or "1.")

2: When using pin AN₃, be sure that the D-A₀ output enable bit (bit 0 at address 96₁₆) = "0" (output disabled).

3: When using pin AN₄, be sure that the D-A₁ output enable bit (bit 1 at address 96₁₆) = "0" (output disabled).

4: When this bit is cleared from "1" to "0," be sure to start the A-D conversion after an interval of 1 μ s or more has elapsed.

5: Writing to each bit of the A-D control register 1 must be performed while the A-D converter halts, regardless of the A-D operation mode.

Fig. 16.4.1 Structure of A-D control register 1

POWER SAVING FUNCTIONS

16.4 Pin V_{REF} disconnection

MEMORANDUM



CHAPTER 17

DEBUG FUNCTION

17.1 Overview

17.2 Block description

17.3 Address matching detection mode

17.4 Out-of-address-area detection mode

[Precautions for debug function]

DEBUG FUNCTION

17.1 Overview, 17.2 Block description

17.1 Overview

When the CPU fetches an op code (op-code fetch), the debug function generates an address matching detection interrupt request if a selected condition is satisfied as a result of comparison between the address where the op code to be fetched is stored (in other words, the contents of PG and PC) and the specified address.

The debug function provides the following 2 modes:

(1) Address matching detection mode

When the contents of PG and PC match with the specified address, an address matching detection interrupt request occurs. This mode can be used for avoiding or modifying a portion of a program.

(2) Out-of-address-area detection mode

When the contents of PG and PC go out of the specified area, an address matching detection interrupt request occurs. This mode can be used for the program runaway detection by specifying the area where a program exists.

Note that an address matching detection interrupt is a non-maskable software interrupt. For details of this interrupt, refer to “**CHAPTER 6. INTERRUPTS.**”

In addition, the debug function cannot be evaluated by a debugger. Therefore, do not use a debugger when using the debug function.

17.2 Block description

Figure 17.2.1 shows the block diagram of the debug function, and the registers relevant to this function are described in the following.




Fig. 17.2.1 Block diagram of debug function

17.2.1 Debug control register 0

Figure 17.2.2 shows the structure of the debug control register 0.

Debug control register 0 (Address 66₁₆)

b7	b6	b5	b4	b3	b2	b1	b0
	0		0	0			

Bit	Bit name	Function	At reset	R/W
0	Detect condition select bits (Note 1)	b2 b1 b0 0 0 0 : Do not select.	(Note 2)	RW
1		0 0 1 : Address matching detection 0		
		0 1 0 : Address matching detection 1	(Note 2)	RW
		0 1 1 : Address matching detection 2		
2		1 0 0 : Do not select.	(Note 2)	RW
		1 0 1 : Out-of-address-area detection		
		1 1 0 : } Do not select.		
3	Fix these bits to "00."		(Note 2)	RW
4			(Note 2)	RW
5	Detect enable bit	0 : Detection disabled. 1 : Detection enabled.	(Note 2)	RW
6	Fix this bit to "0."		(Note 2)	RW
7	The value is "1" at reading.		1	—

Notes 1: These bits are valid when the detect enable bit (bit 5) = "1." Therefore, these bits must be set before or simultaneously with setting of the detect enable bit to "1."

2: At power-on reset, each bit becomes "0"; at hardware reset or software reset, each bit retains the value immediately before reset.

Fig. 17.2.2 Structure of debug control register 0

(1) Detect condition select bits (bits 0 to 2)

These bits are used to select an occurrence condition for an address matching detection interrupt request. This condition can be selected from the following:

■ Address matching detection 0

An address matching detection interrupt request occurs when the contents of PG and PC match with the address being set in the address compare register 0 (addresses 68₁₆ to 6A₁₆); (Refer to section "17.3 Address matching detection mode.")

■ Address matching detection 1

An address matching detection interrupt request occurs when the contents of PG and PC match with the address being set in the address compare register 1 (addresses 6B₁₆ to 6D₁₆); (Refer to section "17.3 Address matching detection mode.")

■ Address matching detection 2

An address matching detection interrupt request occurs when the contents of PG and PC match with the address being set in the address compare register 0 (addresses 68₁₆ to 6A₁₆) or address compare register 1 (addresses 6B₁₆ to 6D₁₆); (Refer to section "17.3 Address matching detection mode.")

■ Out-of-address-area detection

An address matching detection interrupt request occurs when the contents of PG and PC are less than the address being set in the address compare register 0 (addresses 68₁₆ to 6A₁₆) or larger than the address compare register 1 (addresses 6B₁₆ to 6D₁₆); (Refer to section "17.4 Out-of-address-area detection mode.")

17.2.3 Address compare registers 0 and 1

Each of the address compare registers 0 and 1 consists of 24 bits, and the address to be detected is set here.

Figure 17.2.4 shows the structures of the address compare registers 0 and 1.




Fig. 17.2.4 Structures of address compare registers 0 and 1

At op-code fetch, the contents of PG and PC are compared with the addresses being set in the address compare register 0 or 1. Therefore, be sure to set the start address of an instruction into the address compare register 0 or 1. If such an address as in the middle of instructions or in the data table is set into the address compare register 0 or 1, no address matching detection interrupt request occurs because this address does not match with the contents of PG and PC.

Note that, before the instruction at the address being set in the address compare register 0 or 1 is executed, an address matching detection interrupt request occurs and is accepted.

DEBUG FUNCTION

17.3 Address matching detection mode

17.3 Address matching detection mode

When the contents of PG and PC match with the specified address, an address matching detection interrupt request occurs.

17.3.1 Setting procedure for address matching detection mode

Figure 17.3.1 shows an initial setting example for registers relevant to the address matching detection mode.




Fig. 17.3.1 Initial setting example for registers relevant to address matching detection mode

17.3.2 Operations in address matching detection mode

- ① Setting the detect enable bit to “1” initiate to compare the contents of PG and PC with one of the contents of the following registers. This comparison is performed at each op-code fetch:
 - When the address matching detection 0 is selected, the contents of the address compare register 0 are used for the above comparison.
 - When the address matching detection 1 is selected, the contents of the address compare register 1 are used for the above comparison.
 - When the address matching detection 2 is selected, the contents of the address compare register 0 or 1 are used for the above comparison.
- ② When the address which matches with the above register's contents is detected, an address matching detection interrupt request occurs, and then, this request will be accepted.
- ③ Perform the necessary processing with an address matching detection interrupt routine.
- ④ The contents of PG, PC, and PS at acceptance of the address matching detection interrupt request are saved onto the stack area. Therefore, be sure to rewrite the above contents of PG and PC to a certain return address, and return to the address by using the **RTI** instruction.

When an address matching detection interrupt request has been accepted, the interrupt disable flag (I) is set to “1”; the processor interrupt priority level (IPL) does not change.

Figures 17.3.2 and 17.3.3 show the examples of the ROM correct processing using the address matching detection mode.

DEBUG FUNCTION

17.3 Address matching detection mode





Fig. 17.3.2 Example of ROM correct processing using address matching detection mode (1)

■ Address matching detection 2 selected



TOP_BUG1 : The start address of defective or former program ①.
 →This address is to be set in the address compare register 0, in advance.
 TOP_RTN1 : The address next to the defective or former program ①.
 TOP_BUG2 : The start address of defective or former program ②.
 →This address is to be set in the address compare register 1, in advance.
 TOP_RTN2 : The address next to the defective or former program ②.

- Notes 1:** When an address matching detection interrupt request has been accepted, the interrupt disable flag (I) is set to "1." If another interrupt requests is required to be accepted under the same conditions as those of the defective or former program, be sure to clear the interrupt disable flag (I) to "0" at the start of an address matching detection interrupt routine.
- 2:** Each status of PG, PC, and PS immediately before acceptance of an address matching detection interrupt request is saved onto the stack area. (The contents of PG, PC, and PS are saved onto the stack area in this order.) Refer to section "6.7 Sequence from acceptance of interrupt request until execution of interrupt routine."
- 3:** Make sure that this instruction is executed in the absolute long addressing mode. The above is just an example. In an actual programming, be sure to refer to the format of the assembler description to be used.

Fig. 17.3.3 Example of ROM correct processing using address matching detection mode (2)

DEBUG FUNCTION

17.4 Out-of-address-area detection mode

17.4 Out-of-address-area detection mode

When the contents of PG and PC go out of the range of the specified area, an address matching detection interrupt request occurs.

17.4.1 Setting procedure for out-of-address-area detection mode

Figure 17.4.1 shows an initial setting example for registers relevant to the out-of-address-area detection mode.




Fig. 17.4.1 Initial setting example for registers relevant to out-of-address-area detection mode

17.4.2 Operations in out-of-address-area detection mode

- ① Setting the detect enable bit to "1" initiate to compare the contents of PG and PC with the contents of the address compare registers 0 and 1.
- ② When an address less than the contents of the address compare registers 0 or larger than the one of the address compare register 1 is detected, an address matching detection interrupt request occurs, and then, this request will be accepted.
- ③ Perform the necessary processing with an address matching detection interrupt routine.
- ④ The contents of PG, PC, and PS at acceptance of the address matching detection interrupt request are saved onto the stack area. Therefore, be sure to rewrite the above contents of PG and PC to a certain return address, and return there by using the **RTI** instruction.

When an address matching detection interrupt request has been accepted, the interrupt disable flag (I) is set to "1"; the processor interrupt priority level (IPL) does not change.

By setting the start address of the programming area into the address compare register 0 and the last address of the programming area into the address compare register 1, a program runaway (in other words, fetching op codes from the area out of the programming area) can be detected. If any program runaway is detected and reset of the microcomputer is required, be sure to write "1" into the software reset bit (bit 6 at address 5E₁₆) within an address matching detection interrupt routine.

Figure 17.4.2 shows an example of program runaway detection using the out-of-address-area detection mode.




Fig. 17.4.2 Example of program runaway detection using out-of-address-area detection mode

DEBUG FUNCTION

[Precautions for debug function]

[Precautions for debug function]

1. The debug function cannot be evaluated by a debugger. Therefore, do not use a debugger when using the debug function.
2. When returning from an address matching detection interrupt routine, be sure to rewrite the saved contents of PG and PC to a certain return address, and then return there by using the **RTI** instruction. However, this is unnecessary processing when the software reset is performed within an address matching detection interrupt routine for program runaway detection, etc.
3. Be sure to set the start address of an instruction into the address compare register 0 or 1.

CHAPTER 18

APPLICATIONS

18.1 Application examples

APPLICATIONS

18.1 Application examples

Some application examples are described below.

Each application described here is just an example. Therefore, before actual using it, be sure to properly modify it according to the user's system and sufficiently evaluate it.

18.1 Application examples

18.1.1 Application example of air-conditioner outdoor unit

Figure 18.1.1 shows an application example of the air-conditioner outdoor unit.




Fig. 18.1.1 Application example of air-conditioner outdoor unit

18.1.2 Application example of refrigerator

Figure 18.1.2 shows an application example of the refrigerator.




Fig. 18.1.2 Application example of refrigerator

APPLICATIONS

18.1 Application examples

18.1.3 Application example of washing machine

Figure 18.1.3 shows an application example of the washing machine.




Fig. 18.1.3 Application example of washing machine

CHAPTER 19

FLASH MEMORY VERSION

19.1 Overview

19.2 Flash memory CPU reprogramming mode [Precautions for flash memory CPU reprogramming mode]

19.3 Flash memory serial I/O mode [Precautions for flash memory serial I/O mode]

19.4 Flash memory parallel I/O mode [Precautions for flash memory parallel I/O mode]

FLASH MEMORY VERSION

19.1 Overview

19.1 Overview

The flash memory version is provided with the same function as that of the mask ROM version except that the former includes the flash memory. Note that, however, part of the SFR area of the flash memory version differs from that of the mask ROM version. (Refer to section “**19.1.1 Memory assignment.**”) Also, the stop mode terminate operation of the flash memory version differs from that of the mask ROM version. (Refer to section “**19.1.2 Single-chip mode.**”)

In the flash memory version, its internal flash memory can be handled in the following three reprogramming modes: flash memory CPU reprogramming mode, flash memory serial I/O mode, and flash memory parallel I/O mode.

Table 19.1.1 lists the performance overview of the flash memory version. (For the items not listed in Table 19.1.1, see Table 1.1.1.)

Table 19.1.1 Performance overview of flash memory version

Item		Performance
Power source voltage		5 V \pm 0.5 V
Programming/Erase voltage		5 V \pm 0.5 V
Flash memory reprogramming modes		Flash memory CPU reprogramming mode, Flash memory serial I/O mode, Flash memory parallel I/O mode
Programming	CPU reprogramming mode, Flash memory serial I/O mode	Programmed in a unit of word
	Flash memory Parallel I/O mode	Programmed in a unit of byte
Erase method		Block erase or Total erase
Maximum number of reprograms (programming and erasure)		100

For the flash memory version, in addition to the same single-chip mode as that of the mask ROM version, any of the operating modes listed in Table 19.1.2 can further be selected by the voltage levels applied to pins MD1 and MD0. Table 19.1.3 also lists the overview of flash memory reprogramming modes.

Note: Do not switch the voltages applied to pins MD0 and MD1 while the microcomputer is active.

Table 19.1.2 Operating mode selection according to voltages applied to pins MD0 and MD1

MD1	MD0	Operating modes
V _{SS}	V _{SS}	Single-chip mode
V _{SS}	V _{CC}	– (Note 1)
V _{CC}	V _{SS}	Boot mode (Note 2)
V _{CC}	V _{CC}	Flash memory parallel I/O mode (Note 3)

Notes 1: Do not select.

2: Refer to section “**19.1.3 Boot mode.**”

3: Refer to section “**19.4 Flash memory parallel I/O mode.**”

FLASH MEMORY VERSION

19.1 Overview

Table 19.1.3 Overview of flash memory reprogramming modes

Flash memory reprogramming mode	Flash memory CPU reprogramming mode	Flash memory serial I/O mode	Flash memory parallel I/O mode
Functional overview	User ROM area is reprogrammed by the CPU executing software commands.	User ROM area is reprogrammed by using a dedicated serial programmer.	Boot ROM area and User ROM area are reprogrammed by using a dedicated parallel programmer.
Reprogrammable area	User ROM area	User ROM area	User ROM area, Boot ROM area
Operating mode available	Single-chip mode, Boot mode	Boot mode	Flash memory parallel I/O mode
ROM programmer available	(Unnecessary)	Serial programmer (Note)	Parallel programmer (Note)

Note: For details of the serial and parallel programmers, please visit MITSUBISHI TOOL Homepage (http://www.tool-spt.maec.co.jp/index_e.htm).

FLASH MEMORY VERSION

19.1 Overview

19.1.1 Memory assignment

Figure 19.1.1 shows the memory assignment of the M37906F8.




Fig. 19.1.1 Memory assignment of M37906F8

In addition to the internal flash memory area (in other words, user ROM area) shown in Figure 19.1.1, the flash memory version has the boot ROM area of 8 Kbytes.

Figure 19.1.2 shows the memory assignment of the internal flash memory.

The user ROM area is divided into several blocks. The user ROM area is reprogrammed in the flash memory CPU reprogramming mode, serial I/O mode, and parallel I/O mode.

The boot ROM area is assigned at addresses, overlapping with the user ROM area, however, the boot ROM area exists in the different memory; the boot ROM area can be reprogrammed only in the flash memory parallel I/O mode. (Refer to section “**19.4 Flash memory parallel I/O mode.**”). When being reset with pin MD1 tied to Vcc level and pin MD0 to Vss level, the software in the boot ROM area is executed after reset. (Refer to section “**19.1.3 Boot mode.**”) When pin MD1 = Vss level, however, the contents of the boot ROM area cannot be read out.




Fig. 19.1.2 Memory assignment of internal flash memory

FLASH MEMORY VERSION

19.1 Overview

19.1.2 Single-chip mode

When being reset with both of pins MD1 and MD0 tied to Vss level, the microcomputer enters the single-chip mode. In the single-chip mode, the software in the user ROM area is executed after reset.

The difference between the flash memory version and the mask ROM version is as follows:


- Stop mode terminate operation

(1) Stop mode terminate operation

Figure 19.1.3 shows stop mode terminate sequence owing to an interrupt request occurrence in the flash memory version. (Refer from section “**Stop mode**”.)

In the flash memory version, when the watchdog timer is not used for termination of the stop mode, an interrupt request is accepted after a maximum of 10 μ s has elapsed since the interrupt request occurred.

■ When using the watchdog timer



Note: This applies when the PLL circuit operation enable bit (bit 1 at address BC16) = "1."

fXi: fX16, fX32, fX64, fX128

There are clocks selected by the watchdog timer clock source bits at STP termination (bits 6, 7 at address 6116)

■ When not using the watchdog timer




Fig. 19.1.3 Stop mode terminate sequence owing to interrupt request occurrence

FLASH MEMORY VERSION

19.1 Overview

19.1.3 Boot mode

When being reset with pin MD1 tied to Vcc level and pin MD0 to Vss level, the flash memory version enters the boot mode. In the boot mode, the software in the boot ROM area is executed after reset.

In the boot mode, either the boot ROM area or the user ROM area can be selected with the user ROM area select bit (bit 5 at address 9E₁₆). The boot ROM area is located at addresses E000₁₆ to FFFF₁₆ in the boot mode.

A reprogramming control firmware used in the flash memory serial I/O mode has been stored in the boot ROM area on shipment. (Refer to section “**19.3 Flash memory serial I/O mode.**”) Therefore, when being reset in the boot mode, the flash memory version enters the flash memory serial I/O mode, allowing the user ROM area to be reprogrammed with a dedicated serial programmer.

Also the boot ROM area can be reprogrammed in the flash memory parallel I/O mode. If an appropriate reprogramming control software using the CPU reprogramming mode has been stored in the boot ROM area, reprogramming suitable for the user's system is enabled.

Note that if the boot ROM area has been reprogrammed in the flash memory parallel I/O mode, the flash memory serial I/O mode cannot be used.

FLASH MEMORY VERSION

19.2 Flash memory CPU reprogramming mode

19.2 Flash memory CPU reprogramming mode

In this mode, the user ROM area can be reprogrammed by the central processing unit (CPU) executing software commands. Therefore, this mode allows the user to reprogram the contents of the user ROM area with the microcomputer mounted on the final printed circuit board, without using any ROM programmer. Be sure to store the reprogramming control software into the user ROM area or the boot ROM area in advance. In the flash memory CPU reprogramming mode, however, an opcode cannot be fetched for the internal flash memory. Accordingly, be sure to transfer the reprogramming control software to an area other than the internal flash memory area (e.g. the internal RAM area), and then execute the software in this area. The flash memory CPU reprogramming mode is available in any of the single-chip and boot modes.

The software commands listed in Table 19.2.1 can be used in the flash memory CPU reprogramming mode. For details of each command, refer to section “**19.2.4 Software commands.**”

Note that commands and data must be read from and written into even-numbered addresses within the user ROM area, 16 bits at a time. At writing of software command codes, the high-order 8 bits (D_8 to D_{15}) are ignored. (Except for the write data at the 2nd bus cycle of the programming command code.)

Table 19.2.1 Software commands

Software commands	1st bus cycle			2nd bus cycle		
	Mode	Address	Data (D_0 to D_7)	Mode	Address	Data
Read Array	Write	X	FF_{16}	—	—	—
Read Status Register	Write	X	70_{16}	Read	X	SRD
Clear Status Register	Write	X	50_{16}	—	—	—
Programming	Write	X	40_{16}	Write	WA	WD
Block Erase	Write	X	20_{16}	Write	BA	$D0_{16}$
Erase All Blocks	Write	X	20_{16}	Write	X	20_{16}

SRD : Status register data (D_0 to D_7)

WA : Write address (A_7 to A_0 to be incremented by 2 from “ 00_{16} ” to “ FE_{16} ”)

WD : Write data (16 bits)

BA : The highest address of a block (Note that $A_0 = 0$.)

X : Arbitrary even-numbered address in user ROM area ($A_0 = 0$)

FLASH MEMORY VERSION

19.2 Flash memory CPU reprogramming mode

19.2.1 Flash memory control register

Figure 19.2.1 shows the structure of the flash memory control register.

b7
b6
b5
b4
b3
b2
b1
b0

Bit	Bit name	Function	At reset	R/W
0	RY/ $\overline{\text{BY}}$ status bit	0 : BUSY (Automatic programming or erase operation is active.) 1 : READY (Automatic programming or erase operation has been completed.)	1	RO
1	CPU reprogramming mode select bit	0 : Flash memory CPU reprogramming mode is invalid. 1 : Flash memory CPU reprogramming mode is valid.	0	RW (Notes 1, 2)
2	The value is "0" at reading.		0	—
3	Flash memory reset bit (Note 3)	Writing "1" into this bit discontinues the access to the internal flash memory. This causes the built-in flash memory circuit being reset.	0	RW (Note 4)
4	The value is "0" at reading.		0	—
5	User ROM area select bit (Valid in boot mode) (Note 5)	0 : Access to boot ROM area 1 : Access to user ROM area	0	RW (Note 2)
7, 6	The value is "0" at reading.		0	—

Notes 1: In order to set this bit to "1," write "0" followed with "1" successively; while in order to clear this bit "0," write "0."

2: Writing to this bit must be performed in an area other than the internal flash memory.

3: This bit is valid when the CPU reprogramming mode select bit (bit 1) = "1": on the other hand, when the CPU reprogramming mode select bit = "0," be sure to fix this bit to "0." Rewriting of this bit must be performed with the CPU reprogramming mode select bit = "1."

4: After writing of "1" to this bit, be sure to confirm the RY/ $\overline{\text{BY}}$ status bit (bit 0) becomes "1"; and then, write "0" to this bit.

5: When MD1 = Vss level, this bit is invalid. (It may be either "0" or "1.")

Fig. 19.2.1 Structure of flash memory control register

(1) RY/ $\overline{\text{BY}}$ status bit (bit 0)

This bit is used to indicate the operating status of the sequencer. This bit is "0" during the automatic programming or erase operation is active and becomes "1" upon completion of them. This bit also changes during the execution of the programming, block erase, or erase all blocks command, but does not change owing to the execution of another command.

(2) CPU reprogramming mode select bit (bit 1)

Setting this bit to "1" allows the microcomputer to enter the flash memory CPU reprogramming mode to accept commands. In order to set this bit to "1," write "1" followed with "0" successively; while to clear this bit to "0," write "0."

Since the microcomputer enters the flash memory CPU reprogramming mode after setting this bit to "1," opcodes cannot be fetched for the internal flash memory. Accordingly, be sure to execute the instruction to be used for writing to this bit in an area other than the internal flash memory area (e.g. the internal RAM area).

When executing commands of the flash memory CPU reprogramming mode in the boot mode, be sure to set the user ROM area select bit (bit 5) to "1."

(3) Flash memory reset bit (bit 3)

Writing "1" to this bit discontinues the access to the user ROM area and causes the built-in flash memory control circuit to be reset. After this reset, the microcomputer enters the read array mode to set the $\overline{\text{RY/BY}}$ status bit (bit 0) to "1".

When this flash memory control circuit is reset with the flash memory reset bit during programming (automatic programming) or erase (automatic erase) operation, that programming or erase operation is discontinued to invalidate the data in the working block.

After writing of "1" to this bit, be sure to confirm the $\overline{\text{RY/BY}}$ status bit (bit 0) becomes "1"; and then, write "0" to this bit.

(4) User ROM area select bit (bit 5)

This bit is used to select either the boot ROM area or the user ROM area in the boot mode. In order to access the boot ROM area (read out), clear this bit to "0." On the other hand, in order to access the user ROM area (reading out, programming, or erase), set it to "1." Instructions for writing into this bit must be executed in an area other than the internal flash memory (e.g. the internal RAM area). Note that when MD1 = Vss level, the user ROM area is accessed (being read out) regardless of the contents of this bit.

FLASH MEMORY VERSION

19.2 Flash memory CPU reprogramming mode

19.2.2 Status register

The programming and erase operations for the internal flash memory are controlled by the sequencer in the internal flash memory. The status register indicates the completion states (normal or abnormal) of the programming and erase operations. For details of abnormal endings (errors), refer to section “19.2.5 Full status check.”

Table 19.2.2 lists the bit definition of the status register.

The contents of the status register can be read out by the read status register command. (Refer to section “19.2.4 Software commands.”)

Table 19.2.2 Bit definition of status register

Symbol (Data bus)	Status	Definition	
		“0”	“1”
SR.0 (D ₀)	—	—	—
SR.1 (D ₁)	—	—	—
SR.2 (D ₂)	—	—	—
SR.3 (D ₃)	—	—	—
SR.4 (D ₄)	Programming Status	Terminated normally.	Error<Programming error>
SR.5 (D ₅)	Erase Status	Terminated normally.	Error<Erase error>
SR.6 (D ₆)	—	—	—
SR.7 (D ₇)	—	—	—

Data bus: Indicates the data bus to be read out when the read status register command has been executed.

(1) Programming status bit (SR.4)

This bit is set to “1” if a programming error has occurred during the automatic programming (the programming) operation and cleared to “0” by executing the clear status register command. This bit is also cleared to “0” at reset.

(2) Erase status bit (SR.5)

This bit is set to “1” if an erase error has occurred during the automatic erase (the block erase or erase all unlocked blocks) operation and cleared to “0” by executing the clear status register command. This bit is also cleared to “0” at reset.

FLASH MEMORY VERSION

19.2 Flash memory CPU reprogramming mode

19.2.3 Setting and Terminate procedure for flash memory CPU reprogramming mode

Figure 19.2.2 shows the setting and terminate procedures for the flash memory CPU reprogramming mode. In the flash memory CPU reprogramming mode, opcodes cannot be fetched for the internal flash memory. Therefore, be sure to transfer the reprogramming control software to an area other than the internal flash memory and then execute the software in that area.

Moreover, in order to prevent any interrupt occurrence during the flash memory CPU reprogramming mode, before selecting this mode, be sure to set the interrupt disable flag (I) to "1" or set the interrupt priority level to "000₂" (interrupts disabled).

Also, we recommend to connect pin $\overline{\text{P6OUT}}_{\text{CUT}}$ with V_{CC} via a resistor.

Even in the flash memory CPU reprogramming mode, periodically writing to the watchdog timer is required in order to prevent the watchdog timer interrupt occurrence.

At the same time, it is necessary to write to the watchdog timer just before executing the programming, block erase, or erase all blocks command in order to prevent the watchdog timer interrupt occurrence during the automatic programming and erase operation.

An interrupt, hardware reset, or software reset, generated in the flash memory CPU reprogramming mode, makes program runaway. If a program runaway has occurred, be sure to push the microcomputer into the power-on reset state.

When an interrupt or reset is generated during the programming or erase operation, the contents of the corresponding block becomes invalidated.




Fig. 19.2.2 Setting and Terminate procedures for flash memory CPU reprogramming mode

FLASH MEMORY VERSION

19.2 Flash memory CPU reprogramming mode

19.2.4 Software commands

Software commands are described below.

Software commands and data must be read from and written into even-numbered addresses in the user ROM area, 16 bits at a time. At writing of a command code, the high-order 8 bits (D_8 to D_{15}) are ignored.

(1) Read array command

Writing command code "FF₁₆" at the 1st bus cycle pushes the microcomputer into the read array mode. When an address to be read is input at the next and the following bus cycles, the contents at the specified address are output to the data bus (D_0 to D_{15}), 16 bits at a time. The read array mode is maintained until another software command is written.

(2) Read status register command

Writing command code "70₁₆" at the 1st bus cycle outputs the contents of the status register to the data bus (D_0 to D_7) by a read at the 2nd bus cycle. (See Table 19.2.2.)

(3) Clear status register command

Writing command code "50₁₆" at the 1st bus cycle clears two bits (SR.4 and SR.5) of the status register to "0." (See Table 19.2.2.)

(4) Programming

This command executes programming, one word at a time. Write command code "40₁₆" at the 1st bus cycle and then write data at the 2nd bus cycle, 16 bits at a time. After writing of one word has been completed, the automatic programming (programming and verification of data) operation is initiated. During the automatic programming operation, be sure not to access the flash memory or not to execute the next command. The completion of the automatic programming can be recognized by the RY/BY status bit (bit 0 at address 9E₁₆).

After the automatic programming operation has been completed, the result of it can be recognized by reading out the status register. (Refer to section "19.2.5 Full status check.") Figure 19.2.3 shows the programming operation flowchart.

Note that, for the areas having already been programmed, be sure to program after an erase (block erase) operation. If the programming command is executed for the areas having already been programmed, no programming error will occur, but the contents of the areas become undefined.




Fig. 19.2.3 Programming operation flowchart

(5) Block erase command

Writing of command code "20₁₆" at the 1st bus cycle and "D0₁₆" to the highest address (here, A₀ = 0) of the block to be erased at the 2nd bus cycle initiate the automatic erase (erase and erase-verify) operation for the specified block. During the automatic erase operation, be sure not to access the flash memory or not to execute the next command. The completion of the automatic erase operation can be recognized by the RY/ $\overline{\text{BY}}$ status bit (bit 0 at address 9E₁₆).

After the automatic erase operation is completed, the result of it can be recognized by reading out the status register. (Refer to section "19.2.5 Full status check.")

Figure 19.2.4 shows the block erase operation flowchart.




Fig. 19.2.4 Block erase operation flowchart

(6) Erase-all-blocks command

Writing of command code "20₁₆" at the 1st bus cycle and "20₁₆" at the 2nd bus cycle initiate the automatic erase (erase and erase-verify) operation for all the blocks. During the automatic erase operation, be sure not to access the flash memory or not to execute the next command. The completion of the automatic erase operation can be recognized by the RY/ $\overline{\text{BY}}$ status bit (bit 0 at address 9E₁₆).

After the automatic erase operation is completed, the result of it can be recognized by reading out the status register. (Refer to section "19.2.5 Full status check.")

Figure 19.2.5 shows the erase-all-blocks operation flowchart.




Fig. 19.2.5 Erase-all-blocks operation flowchart

FLASH MEMORY VERSION

19.2 Flash memory CPU reprogramming mode

19.2.5. Full status check

If an error has occurred, bits SR.4 and SR.5 of the status register are set to "1" upon completion of the programming or erase operation. Therefore, the result of the programming or erase operation can be recognized by checking these status (in other words, full status check).

Table 19.2.3 lists the errors and the states of bits SR.4 and SR.5, and Figure 19.2.6 shows the full status check flowchart and the action to be taken if any error has occurred.

Table 19.2.3 Errors and States of bits SR.3 to SR.5

Status register		Error	Error occurrence conditions
SR.5	SR.4		
1	1	Command sequence error	<ul style="list-style-type: none">• Commands are not correctly written.• Data other than "D0₁₆" and "FF₁₆" is written at the 2nd bus cycle of the block erase command (Note).• Data other than "20₁₆" and "FF₁₆" is written at the 2nd bus cycle of the erase-all-blocks command (Note).
1	0	Erase error	<ul style="list-style-type: none">• Although the block erase or erase-all-blocks command is executed, these blocks are not correctly erased.
0	1	Programming error	<ul style="list-style-type: none">• Although the programming command is executed, programming is not correctly performed.

Notes: When "FF₁₆" is written at the 2nd bus cycle of any of these commands, the microcomputer enters the read array mode. Simultaneously with this, the command code written at the 1st bus cycle is cancelled.




Fig. 19.2.6 Full status check flowchart and actions to be taken if any error has occurred

FLASH MEMORY VERSION

19.2 Flash memory CPU reprogramming mode

19.2.6 Electrical characteristics

(1) M37906F8CFP

DC Electrical Characteristics ($V_{CC} = 5\text{ V} \pm 0.5\text{ V}$, $T_a = 0\text{ to }60\text{ }^{\circ}\text{C}$, $f(f_{sys}) = 20\text{ MHz}$)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
I_{CC1}	V_{CC} power source current (at read)		10	30	mA
I_{CC2}	V_{CC} power source current (at write)			30	mA
I_{CC3}	V_{CC} power source current (at programming)			40	mA
I_{CC4}	V_{CC} power source current (at erasing)			40	mA

AC Electrical Characteristics ($V_{CC} = 5\text{ V} \pm 0.5\text{ V}$, $T_a = 0\text{ to }60\text{ }^{\circ}\text{C}$, $f(f_{sys}) = 20\text{ MHz}$)

Parameter	Limits			Unit
	Min.	Typ.	Max.	
256 bytes programming time		4	40	ms
Block erase time		0.6	8	s
Erase all blocks time		$0.6 \times n$	$8 \times n$	s

n = Number of blocks to be erased

For the limits of parameters other than the above, refer to section “**Appendix 9. M37906M4C-XXXXFP electrical characteristics.**”

FLASH MEMORY VERSION

[Precautions for flash memory CPU reprogramming mode]

[Precautions for flash memory CPU reprogramming mode]

1. In the flash memory CPU reprogramming mode, an opcode cannot be fetched for the internal flash memory. Accordingly, be sure to transfer the reprogramming control software to an area other than the internal flash memory area, and then execute the software in this area. (See Figure 19.2.2.) Also, take consideration for instruction description (such as specified addresses, addressing modes) in the reprogramming control software since this software is to be executed in an area other than the internal flash memory area.
2. In order to prevent any interrupt occurrence during the flash memory CPU reprogramming mode, before selecting this mode, be sure to set the interrupt disable flag (I) to "1" or set the interrupt priority level to "000₂" (interrupts disabled). Also, we recommend to connect pin P6OUT_{CUT} with V_{CC} via a resistor. Even in the flash memory CPU reprogramming mode, periodically writing to the watchdog timer is required. Also, an interrupt, hardware reset, or software reset, generated in the CPU reprogramming mode, makes program runaway. If a program runaway has occurred, be sure to push the microcomputer into the power-on reset state.
3. Commands and data must be read from and written into even-numbered addresses in the user ROM area, 16 bits at a time.
4. Be sure not to execute the STP instruction in the CPU reprogramming mode.
5. In order to reset the internal flash memory control circuit by using the flash memory reset bit (bit 3 at address 9E₁₆), be sure to confirm the RY/ $\overline{\text{BY}}$ status bit (bit 0 at address 9E₁₆) becomes "1" after writing of "1" to this bit; and then, write "0" to the flash memory reset bit.
6. Addresses FF90₁₆ to FF9F₁₆ (the user ROM area) are reserved for serial and parallel programmers. Be sure not to use this area.

19.3 Flash memory serial I/O mode

In the flash memory serial I/O mode, by using a dedicated serial programmer, the contents of the user ROM area can be reprogrammed with the microcomputer mounted on the final printed circuit board. About the serial programmer concerned, consult its manufacturer, and for more information on using it, refer to the user's manual of the serial programmer.

Note that if the boot ROM area has been reprogrammed in the flash memory parallel I/O mode, the flash memory serial I/O mode cannot be used. (Refer to section “19.4 Flash memory parallel I/O mode.”)

Addresses FF90₁₆ to FF9F₁₆ (the user ROM area) are reserved for serial or parallel programmers. Therefore, be sure not to use to this area.

19.3.1. Pin description

Table 19.3.1 lists the pin description in the flash memory serial I/O mode, and each of Figures 19.3.1 and 19.3.2 shows the pin configuration in this mode.

FLASH MEMORY VERSION

19.3 Flash memory serial I/O mode

Table 19.3.1 Pin description in flash memory serial I/O mode

Pin	Name	Input/Output	Functions
V _{CC}	Power supply input		Supply V _{CC} level voltage to pin V _{CC} .
V _{SS}			Supply V _{SS} level voltage to pin V _{SS} .
MD0	MD0	Input	Connect this pin to V _{SS} .
MD1	MD1	Input	Connect this pin to V _{SS} via a resistor (about 10 kΩ to 100 kΩ).
RESET	Reset input	Input	The reset input pin (Note 1).
X _{IN}	Clock input	Input	Connect a ceramic resonator or quartz-crystal oscillator between X _{IN} and X _{OUT} pins. When using an external clock, the clock source must be input to X _{IN} pin and X _{OUT} pin must be left open.
X _{OUT}	Clock output	Output	
V _{CONT}	Filter circuit connection	—	The V _{CONT} pin. (Not used in this mode.)
AV _{CC}	Analog supply input		Connect this pin to V _{CC} .
AV _{SS}			Connect this pin to V _{SS} .
V _{REF}	Reference voltage input	Input	The V _{REF} pin. (Not used in this mode.)
P1 ₀ to P1 ₇	Input port P1	Input	Input port pins. (Not used in this mode.)
P2 ₀ to P2 ₃ , P2 ₇	Input port P2	Input	
P2 ₄	SCLK input	Input	
P2 ₅	SDA I/O	I/O	The I/O pin for serial data. This pin must be connected with V _{CC} via a resistor (about 1 kΩ).
P2 ₆	BUSY output	Output	The BUSY signal output pin.
P5 ₀ to P5 ₇	Input port P5	Input	Input port pins. (Not used in this mode.)
P6 ₀ to P6 ₅	Input port P6	Input	
P7 ₀ to P7 ₄	Input port P7	Input	
P6OUT _{CUT}	P6OUT _{CUT} input	Input	The P6OUT _{CUT} pin. (Not used in this mode.) Recommended to be connected with V _{CC} via a resistor.

Notes 1: When there is a possibility that the user reset signal becomes “L” level in the flash memory serial I/O mode, be sure to cut off the current flow between the user reset signal and pin RESET by using a jumper switch, etc. (Refer to section “**19.3.2 Examples of handling control pins in flash memory serial I/O mode.**”)

2: For pins not used in the flash memory serial I/O mode, properly connect to somewhere in the user system. For pins not used in the user system, handle them with reference to section “**5.3 Examples of handling unused pins.**” For pins used in the flash memory serial I/O mode, handle them with reference to section “**19.3.2 Examples of handling control pins in flash memory serial I/O mode.**”

FLASH MEMORY VERSION

19.3 Flash memory serial I/O mode




Fig. 19.3.1 Pin connection in flash memory serial I/O mode (Outline: 42P2R-E)

FLASH MEMORY VERSION

19.3 Flash memory serial I/O mode




Fig. 19.3.2 Pin connection in flash memory serial I/O mode (Outline: 42P4B)

FLASH MEMORY VERSION

19.3 Flash memory serial I/O mode

19.3.2. Example of handling control pins in flash memory serial I/O mode

Each of pins P2₄ to P2₆, MD0, and MD1 serves as an input/output pin for a control signal in the flash memory serial I/O mode. Examples of handling these pins and pin $\overline{\text{RESET}}$ on the board are described below.

(1) With control signals not affecting user system circuit

When control signals in the flash memory serial I/O mode are not used in the user system circuit, or when these signals do not affect that circuit, the connections shown in Figure 19.3.3 are available. When pin $\overline{\text{P6OUT}}_{\text{CUT}}$, however, is used in the user system circuit, see Figures 19.3.4 and 19.3.5.




Fig. 19.3.3 Example of handing control pins when control signals do not affect user system circuit

FLASH MEMORY VERSION

19.3 Flash memory serial I/O mode

(2) With control signals affecting user system circuit

In the flash memory serial I/O mode, be sure to cut the current flow toward the user system circuit if control signals for this mode are also used in the user system circuit. Figure 19.3.4 shows an example of handling pins with jumper switches used, and Figure 19.3.5 shows an example of handling pins with analog switches used.




Fig. 19.3.4 Example of handling pins with jumper switches used




Fig. 19.3.5 Example of handling pins with analog switches used

FLASH MEMORY VERSION

[Precautions for flash memory serial I/O mode]

[Precautions for flash memory serial I/O mode]

1. If the boot ROM area has been reprogrammed in the flash memory parallel I/O mode, the flash memory serial I/O mode cannot be used.
2. In the flash memory serial I/O mode, we recommend to connect pin $\overline{\text{P6OUT}}_{\text{CUT}}$ with V_{CC} via a resistor.
(Refer to section “**19.3.2 Examples of handling control pins in flash memory serial I/O mode.**”)
3. When there is a possibility that the user reset signal becomes “L” level in the flash memory serial I/O mode, be sure to cut the current flow between the user reset pin and pin $\overline{\text{RESET}}$ by using a jumper switch, etc. (Refer to section “**19.3.2 Examples of handling control pins in flash memory serial I/O mode.**”)
4. Addresses FF90₁₆ to FF9F₁₆ (the user ROM area) are reserved for serial and parallel programmers. Therefore, be sure not to use this area.

FLASH MEMORY VERSION

19.4 Flash memory parallel I/O mode

19.4 Flash memory parallel I/O mode

In the flash memory parallel I/O mode, the contents of the user ROM area and boot ROM area can be reprogrammed by using a dedicated parallel programmer. (See Figure 19.1.2.) About the parallel programmer concerned, consult its manufacturer, and for more information on using it, refer to the user's manual of the parallel programmer.

In the flash memory parallel I/O mode, the boot ROM area is assigned to addresses 0_{16} to $1FFFF_{16}$ (word addresses).

Note that if the boot ROM area has been reprogrammed in the flash memory parallel I/O mode, the flash memory serial I/O mode cannot be used. (Refer to section “19.3 Flash memory serial I/O mode.”)

Also, addresses $FF90_{16}$ to $FF9F_{16}$ (the user ROM area) are reserved for serial and parallel programmers. Therefore, be sure not to use this area.

FLASH MEMORY VERSION

[Precautions for flash memory parallel I/O mode]

[Precautions for flash memory parallel I/O mode]

1. If the boot ROM area has been reprogrammed in the flash memory parallel I/O mode, the flash memory serial I/O mode cannot be used. (Refer to section “**19.3 Flash memory serial I/O mode.**”)
2. Addresses FF90₁₆ to FF9F₁₆ (the user ROM area) are reserved for serial and parallel programmers.
Be sure not to use this area.

FLASH MEMORY VERSION

[Precautions for flash memory parallel I/O mode]

MEMORANDUM

APPENDIX

- Appendix 1. Memory assignment in SFR area
- Appendix 2. Control registers
- Appendix 3. Package outline
- Appendix 4. Examples of handling unused pins
- Appendix 5. Hexadecimal instruction code table
- Appendix 6. Machine instructions
- Appendix 7. Countermeasure against noise
- Appendix 8. 7906 Group Q & A
- Appendix 9. M37906M4C-XXXFP electrical characteristics
- Appendix 10. M37906M4C-XXXFP standard characteristics
- Appendix 11. Memory assignment of 7906 Group

APPENDIX

Appendix 1. Memory assignment in SFR area

Appendix 1. Memory assignment in SFR area

■ SFR area (Addresses 0₁₆ to FF₁₆)

Access characteristics

RW : It is possible to read the bit state at reading. The written value becomes valid.

RO : It is possible to read the bit state at reading. The written value becomes invalid.

WO : The written value becomes valid. It is impossible to read the bit state.

□ : Nothing is assigned. It is impossible to read the bit state. The written value becomes invalid.

State immediately after reset

0 : "0" immediately after reset.

1 : "1" immediately after reset.

? : Undefined immediately after reset.

0 : Always "0" at reading.

1 : Always "1" at reading.

? : Always undefined at reading.

0 : "0" immediately after reset. Fix this bit to "0."

Address	Register name	Access characteristics		State immediately after reset							
		b7	b0	b7	b0						
0 ₁₆		(Note 1)		?							
1 ₁₆		(Note 1)		?							
2 ₁₆		(Note 2)		?							
3 ₁₆	Port P1 register	RW		?							
4 ₁₆		(Note 2)		?							
5 ₁₆	Port P1 direction register	RW		00 ₁₆							
6 ₁₆	Port P2 register	RW		?							
7 ₁₆		(Note 2)		?							
8 ₁₆	Port P2 direction register	RW		00 ₁₆							
9 ₁₆		(Note 2)		?							
A ₁₆		(Note 2)		?							
B ₁₆	Port P5 register	RW		?	?						
C ₁₆		(Note 2)		?							
D ₁₆	Port P5 direction register	RW		0	0	0	?				
E ₁₆	Port P6 register		RW	?	?						
F ₁₆	Port P7 register		RW	?	?						
10 ₁₆	Port P6 direction register		RW	?	0	0	0	0	0	0	
11 ₁₆	Port P7 direction register		RW	?	0	0	0	0	0	0	
12 ₁₆		(Note 2)		?							
13 ₁₆		(Note 2)		?							
14 ₁₆		(Note 2)		?							
15 ₁₆		(Note 2)		?							
16 ₁₆		(Note 2)		?							
17 ₁₆		(Note 2)		?							
18 ₁₆		(Note 2)		?							
19 ₁₆		(Note 2)		?							
1A ₁₆		(Note 2)		?							
1B ₁₆		(Note 2)		?							
1C ₁₆		(Note 2)		?							
1D ₁₆		(Note 2)		?							
1E ₁₆	A-D control register 0	RW		0	0	0	0	0	?	?	?
1F ₁₆	A-D control register 1		RW	0	0	0	0	0	0	?	?

Notes 1: Do not read from and write to this register.

2: Do not write to this register.


Appendix 1. Memory assignment in SFR area

Access characteristics

RW : It is possible to read the bit state at reading. The written value becomes valid.

RO : It is possible to read the bit state at reading. The written value becomes invalid.

WO : The written value becomes valid. It is impossible to read the bit state.


 : Nothing is assigned. It is impossible to read the bit state. The written value becomes invalid.


State immediately after reset


0 : "0" immediately after reset.

1 : "1" immediately after reset.





? : Undefined immediately after reset.

 : Always "0" at reading.

 : Always "1" at reading.

 : Always undefined at reading.

 : "0" immediately after reset. Fix this bit to "0."

Address	Register name	Access characteristics	State immediately after reset
		b7 b0	b7 b0
20 ₁₆	A-D register 0	(Note 3)	?
21 ₁₆		(Note 3)	0 0 0 0 0 0 ?
22 ₁₆		(Note 3)	?
23 ₁₆	A-D register 1	(Note 3)	0 0 0 0 0 0 ?
24 ₁₆		(Note 3)	?
25 ₁₆	A-D register 2	(Note 3)	0 0 0 0 0 0 ?
26 ₁₆		(Note 3)	?
27 ₁₆	A-D register 3	(Note 3)	0 0 0 0 0 0 ?
28 ₁₆		(Note 3)	?
29 ₁₆	A-D register 4	(Note 3)	0 0 0 0 0 0 ?
2A ₁₆		(Note 4)	?
2B ₁₆		(Note 4)	?
2C ₁₆		(Note 4)	?
2D ₁₆		(Note 4)	?
2E ₁₆		(Note 4)	?
2F ₁₆		(Note 4)	?
30 ₁₆	UART0 transmit/receive mode register	RW	00 ₁₆
31 ₁₆	UART0 baud rate register (BRG0)	WO	?
32 ₁₆	UART0 transmit buffer register	WO	?
33 ₁₆		 WO	?
34 ₁₆	UART0 transmit/receive control register 0	RW RO RW	0 0 0 0 1 0 0 0
35 ₁₆	UART0 transmit/receive control register 1	RO RW RO RW	0 0 0 0 0 0 1 0
36 ₁₆	UART0 receive buffer register	RO	?
37 ₁₆		 RO	0 0 0 0 0 0 0 ?
38 ₁₆	UART1 transmit/receive mode register	RW	00 ₁₆
39 ₁₆	UART1 baud rate register (BRG1)	WO	?
3A ₁₆	UART1 transmit buffer register	WO	?
3B ₁₆		 WO	?
3C ₁₆	UART1 transmit/receive control register 0	RW RO RW	0 0 0 0 1 0 0 0
3D ₁₆	UART1 transmit/receive control register 1	RO RW RO RW	0 0 0 0 0 0 1 0
3E ₁₆	UART1 receive buffer register	RO	?
3F ₁₆		 RO	0 0 0 0 0 0 0 ?

Notes 3: The access characteristics at addresses 20₁₆ to 29₁₆ vary according to the contents of the comparator function select register 0 (address DC₁₆). (Refer to "CHAPTER 12. A-D CONVERTER.")

4: Do not write to this register.

APPENDIX


Appendix 1. Memory assignment in SFR area

Access characteristics

RW : It is possible to read the bit state at reading. The written value becomes valid.

RO : It is possible to read the bit state at reading. The written value becomes invalid.

WO : The written value becomes valid. It is impossible to read the bit state.


 : Nothing is assigned. It is impossible to read the bit state. The written value becomes invalid.


State immediately after reset


0 : "0" immediately after reset.

1 : "1" immediately after reset.







? : Undefined immediately after reset.

 : Always "0" at reading.

 : Always "1" at reading.

 : Always undefined at reading.

 : "0" immediately after reset. Fix this bit to "0."

Address	Register name	Access characteristics		State immediately after reset	
		b7	b0	b7	b0
40 ₁₆	Count start register 0	RW		00 ₁₆	
41 ₁₆	Count start register 1	RW		?	
42 ₁₆	One-shot start register 0	RW	WO		
43 ₁₆	One-shot start register 1	RW	WO		
44 ₁₆	Up-down register 0	WO	RW	0	0
45 ₁₆	Timer A clock division select register	RW		0	0
46 ₁₆	Timer A0 register	(Note 5)		?	
47 ₁₆		(Note 5)		?	
48 ₁₆		(Note 5)		?	
49 ₁₆		(Note 5)		?	
4A ₁₆	Timer A2 register	(Note 5)		?	
4B ₁₆		(Note 5)		?	
4C ₁₆	Timer A3 register	RW		?	
4D ₁₆		RW		?	
4E ₁₆	Timer A4 register	(Note 5)		?	
4F ₁₆		(Note 5)		?	
50 ₁₆	Timer B0 register	(Note 6)		?	
51 ₁₆		(Note 6)		?	
52 ₁₆	Timer B1 register	(Note 6)		?	
53 ₁₆		(Note 6)		?	
54 ₁₆	Timer B2 register	(Note 6)		?	
55 ₁₆		(Note 6)		?	
56 ₁₆	Timer A0 mode register	RW		00 ₁₆	
57 ₁₆	Timer A1 mode register	RW		00 ₁₆	
58 ₁₆	Timer A2 mode register	RW		00 ₁₆	
59 ₁₆	Timer A3 mode register	RW		00 ₁₆	
5A ₁₆	Timer A4 mode register	RW		00 ₁₆	
5B ₁₆	Timer B0 mode register	RW	(Note 7) RW	0	0
5C ₁₆	Timer B1 mode register	RW	(Note 7) RW	0	0
5D ₁₆	Timer B2 mode register	RW	(Note 7) RW	0	0
5E ₁₆	Processor mode register 0	RW	WO		
5F ₁₆	Processor mode register 1	RW		0	1

Notes 5: The access characteristics at addresses 46₁₆ to 4B₁₆, 4E₁₆, and 4F₁₆ vary according to the timer A's operating mode. (Refer to "CHAPTER 7. TIMER A.")

6: The access characteristics at addresses 50₁₆ to 55₁₆ vary according to the timer B's operating mode. (Refer to "CHAPTER 8. TIMER B.")

7: The access characteristics for bit 5 at addresses 5B₁₆ to 5D₁₆ vary according to the timer B's operating mode. (Refer to "CHAPTER 8. TIMER B.")


Appendix 1. Memory assignment in SFR area

Access characteristics

RW : It is possible to read the bit state at reading. The written value becomes valid.

RO : It is possible to read the bit state at reading. The written value becomes invalid.

WO : The written value becomes valid. It is impossible to read the bit state.


 : Nothing is assigned. It is impossible to read the bit state. The written value becomes invalid.


State immediately after reset

0 : "0" immediately after reset.


1 : "1" immediately after reset.

























































































































































































































































? : Undefined immediately after reset.

 : Always "0" at reading.

 : Always "1" at reading.

 : Always undefined at reading.

 : "0" immediately after reset. Fix this bit to "0."

Address	Register name	Access characteristics	State immediately after reset
		b7 b0	b7 b0
60 ₁₆	Watchdog timer register	(Note 8)	? (Note 9)
61 ₁₆	Watchdog timer frequency select register	RW RW  RW	0 0 ? 0
62 ₁₆	Particular function select register 0	 RW  RW (Note 10)	       
63 ₁₆	Particular function select register 1	 RW  RW RW RW (Note 11)	0 0 0 0 0 0 (Note 12)
64 ₁₆	Particular function select register 2	       	?       
65 ₁₆		(Note 13)	?       
66 ₁₆	Debug control register 0	 RW       	1 0 (Note 12)   (Note 12)    
67 ₁₆	Debug control register 1	 RO RO  RW RW RO RW	0 0 0 ? 0 0 0 
68 ₁₆	Address comparison register 0	RW (Note 14)	?       
69 ₁₆		RW (Note 14)	?       
6A ₁₆		RW (Note 14)	?       
6B ₁₆		RW (Note 14)	?       
6C ₁₆	Address comparison register 1	RW (Note 14)	?       
6D ₁₆		RW (Note 14)	?       
6E ₁₆	INT ₃ interrupt control register	 RW       	? 0 0 0 0 0 0
6F ₁₆	INT ₄ interrupt control register	 RW       	? 0 0 0 0 0 0
70 ₁₆	A-D conversion interrupt control register	 RW       	?  ? 0 0 0
71 ₁₆	UART0 transmit interrupt control register	 RW       	?  0 0 0 0
72 ₁₆	UART0 receive interrupt control register	 RW       	?  0 0 0 0
73 ₁₆	UART1 transmit interrupt control register	 RW       	?  0 0 0 0
74 ₁₆	UART1 receive interrupt control register	 RW       	?  0 0 0 0
75 ₁₆	Timer A0 interrupt control register	 RW       	?  0 0 0 0
76 ₁₆	Timer A1 interrupt control register	 RW       	?  0 0 0 0
77 ₁₆	Timer A2 interrupt control register	 RW       	?  0 0 0 0
78 ₁₆	Timer A3 interrupt control register	 RW       	?  0 0 0 0
79 ₁₆	Timer A4 interrupt control register	 RW       	?  0 0 0 0
7A ₁₆	Timer B0 interrupt control register	 RW       	?  0 0 0 0
7B ₁₆	Timer B1 interrupt control register	 RW       	?  0 0 0 0
7C ₁₆	Timer B2 interrupt control register	 RW       	?  0 0 0 0
7D ₁₆		(Note 13)	?       
7E ₁₆		(Note 13)	?       
7F ₁₆		(Note 13)	?       

Notes 8 : By writing dummy data to address 60₁₆, a value of "FFF₁₆" is set to the watchdog timer.

The dummy data is not retained anywhere.

9 : A value of "FFF₁₆" is set to the watchdog timer. (Refer to "CHAPTER 14. WATCHDOG TIMER.")

10 : After writing "55₁₆" to address 62₁₆, each bit must be set.

11 : It is possible to read the bit state at reading. By writing "0" to this bit, this bit becomes "0."
But when writing "1" to this bit, this bit will not change.

12 : This bit becomes "0" at power-on reset. This bit retains the state immediately before reset in the case of hardware reset and software reset.

13 : Do not write to this register.

14 : When these registers are accessed, set the address comparison register access enable bit (bit 2 at address 67₁₆) to "1." (Refer to "CHAPTER 17. DEBUG FUNCTION.")

APPENDIX


Appendix 1. Memory assignment in SFR area

Access characteristics

RW : It is possible to read the bit state at reading. The written value becomes valid.

RO : It is possible to read the bit state at reading. The written value becomes invalid.

WO : The written value becomes valid. It is impossible to read the bit state.


 : Nothing is assigned. It is impossible to read the bit state. The written value becomes invalid.


State immediately after reset


0 : "0" immediately after reset.


1 : "1" immediately after reset.

? : Undefined immediately after reset.

 : Always "0" at reading.

 : Always "1" at reading.

 : Always undefined at reading.

 : "0" immediately after reset. Fix this bit to "0."

Address	Register name	Access characteristics		State immediately after reset	
		b7	b0	b7	b0
80 ₁₆		(Note 15)		?	
81 ₁₆		(Note 15)		?	
82 ₁₆		(Note 15)		?	
83 ₁₆		(Note 15)		?	
84 ₁₆		(Note 15)		?	
85 ₁₆		(Note 15)		?	
86 ₁₆		(Note 15)		?	
87 ₁₆		(Note 15)		?	
88 ₁₆				?	
89 ₁₆				?	
8A ₁₆		(Note 15)		?	
8B ₁₆				?	
8C ₁₆		(Note 15)		?	
8D ₁₆				?	
8E ₁₆		(Note 15)		?	
8F ₁₆				?	
90 ₁₆		(Note 15)		?	
91 ₁₆				?	
92 ₁₆		(Note 15)		?	
93 ₁₆				?	
94 ₁₆				?	
95 ₁₆	External interrupt input read-out register	RO		?	
96 ₁₆	D-A control register		RW/RW	?	0 0
97 ₁₆				?	
98 ₁₆	D-A register 0	RW		00 ₁₆	
99 ₁₆	D-A register 1	RW		00 ₁₆	
9A ₁₆				?	
9B ₁₆				?	
9C ₁₆		(Note 15)		?	
9D ₁₆		(Note 15)		?	
9E ₁₆	Flash memory control register (Note 16)	RW	RW RW RO	0 0 0 0 0 0 0 1	
9F ₁₆				?	

Notes 15 : Do not write to this register.

16 : This register is assigned only to the flash memory version. (Refer to "CHAPTER 19. FLASH MEMORY VERSION.") Nothing is assigned here in the mask ROM version.


Appendix 1. Memory assignment in SFR area

Access characteristics

RW : It is possible to read the bit state at reading. The written value becomes valid.

RO : It is possible to read the bit state at reading. The written value becomes invalid.

WO : The written value becomes valid. It is impossible to read the bit state.


 : Nothing is assigned. It is impossible to read the bit state. The written value becomes invalid.

State immediately after reset

0 : "0" immediately after reset.


1 : "1" immediately after reset.




? : Undefined immediately after reset.

 : Always "0" at reading.

 : Always "1" at reading.

 : Always undefined at reading.

 : "0" immediately after reset. Fix this bit to "0."

Address	Register name	Access characteristics		State immediately after reset	
		b7	b0	b7	b0
A0 ₁₆		(Note 17)		?	
A1 ₁₆				?	
A2 ₁₆		(Note 17)		?	
A3 ₁₆				?	
A4 ₁₆		(Note 17)		?	
A5 ₁₆				?	
A6 ₁₆	Waveform output mode register	RW		00 ₁₆	
A7 ₁₆	Dead-time timer	WO		?	
A8 ₁₆	Three-phase output data register 0	RW		00 ₁₆	
A9 ₁₆	Three-phase output data register 1	RW		00 ₁₆	
AA ₁₆	Position-data-retain function control register		RW RO RO RO	?	0 0 0 0
AB ₁₆				?	
AC ₁₆	Serial I/O pin control register		RW RW RW RW	0 0 0 0	0 0 0 0
AD ₁₆				?	
AE ₁₆	Port P2 pin function control register	RW	RW RW RW RW	 ?	0 0 0 0
AF ₁₆				?	
B0 ₁₆		(Note 17)		?	
B1 ₁₆		(Note 17)		?	
B2 ₁₆		(Note 17)		?	
B3 ₁₆		(Note 17)		?	
B4 ₁₆		(Note 17)		?	
B5 ₁₆		(Note 17)		?	
B6 ₁₆		(Note 17)		?	
B7 ₁₆		(Note 17)		?	
B8 ₁₆		(Note 17)		?	
B9 ₁₆				?	
BA ₁₆		(Note 17)		?	
BB ₁₆		(Note 17)		?	
BC ₁₆	Clock control register 0	RW RW RW RW	(Note 18) RW RW	0 0 0 	0 1 1 
BD ₁₆		(Note 17)		?	
BE ₁₆		(Note 17)		?	
BF ₁₆		(Note 17)		?	

Notes 17 : Do not write to this register.

18 : After reset, these bits are allowed to be changed only once.

APPENDIX

Appendix 1. Memory assignment in SFR area

Access characteristics

RW : It is possible to read the bit state at reading. The written value becomes valid.

RO : It is possible to read the bit state at reading. The written value becomes invalid.

WO : The written value becomes valid. It is impossible to read the bit state.

□ : Nothing is assigned. It is impossible to read the bit state. The written value becomes invalid.

State immediately after reset

0 : "0" immediately after reset.

1 : "1" immediately after reset.

? : Undefined immediately after reset.

0 : Always "0" at reading.

1 : Always "1" at reading.

? : Always undefined at reading.

0 : "0" immediately after reset. Fix this bit to "0."

Address	Register name	Access characteristics		State immediately after reset	
		b7	b0	b7	b0
C0 ₁₆				?	
C1 ₁₆				?	
C2 ₁₆				?	
C3 ₁₆				?	
C4 ₁₆	Up-down register 1	WO	RW	0	0
C5 ₁₆				?	
C6 ₁₆	Timer A5 register	RW		?	
C7 ₁₆		RW		?	
C8 ₁₆	Timer A6 register	RW		?	
C9 ₁₆		RW		?	
CA ₁₆	Timer A7 register	RW		?	
CB ₁₆		RW		?	
CC ₁₆	Timer A8 register	RW		?	
CD ₁₆		RW		?	
CE ₁₆	Timer A9 register	(Note 19)		?	
CF ₁₆		(Note 19)		?	
D0 ₁₆	Timer A01 register	WO		?	
D1 ₁₆		WO		?	
D2 ₁₆	Timer A11 register	WO		?	
D3 ₁₆		WO		?	
D4 ₁₆	Timer A21 register	WO		?	
D5 ₁₆		WO		?	
D6 ₁₆	Timer A5 mode register	RW		00 ₁₆	
D7 ₁₆	Timer A6 mode register	RW		00 ₁₆	
D8 ₁₆	Timer A7 mode register	RW		00 ₁₆	
D9 ₁₆	Timer A8 mode register	RW		00 ₁₆	
DA ₁₆	Timer A9 mode register	RW		00 ₁₆	
DB ₁₆		(Note 20)		?	
DC ₁₆	Comparator function select register 0	RW		0	0
DD ₁₆		(Note 20)		?	
DE ₁₆	Comparator result register 0	RW		0	0
DF ₁₆		(Note 20)		?	

Notes 19: The access characteristics at addresses CE₁₆ and CF₁₆ vary according to the timer A's operating mode.

(Refer to "CHAPTER 7. TIMER A.")

20: Do not write to this register.

Appendix 1. Memory assignment in SFR area

Access characteristics

RW : It is possible to read the bit state at reading. The written value becomes valid.

RO : It is possible to read the bit state at reading. The written value becomes invalid.

WO : The written value becomes valid. It is impossible to read the bit state.

□ : Nothing is assigned. It is impossible to read the bit state. The written value becomes invalid.

State immediately after reset

0 : "0" immediately after reset.

1 : "1" immediately after reset.

? : Undefined immediately after reset.

0 : Always "0" at reading.

1 : Always "1" at reading.

? : Always undefined at reading.

0 : "0" immediately after reset. Fix this bit to "0."

Address	Register name	Access characteristics		State immediately after reset					
		b7	b0	b7	b0				
E0 ₁₆		(Note 21)		?					
E1 ₁₆		(Note 21)		?					
E2 ₁₆		(Note 21)		?					
E3 ₁₆		(Note 21)		?					
E4 ₁₆		(Note 21)		?					
E5 ₁₆		(Note 21)		?					
E6 ₁₆		(Note 21)		?					
E7 ₁₆		(Note 21)		?					
E8 ₁₆		(Note 21)		?					
E9 ₁₆		(Note 21)		?					
EA ₁₆		(Note 21)		?					
EB ₁₆		(Note 21)		?					
EC ₁₆		(Note 21)		?					
ED ₁₆		(Note 21)		?					
EE ₁₆		(Note 21)		?					
EF ₁₆		(Note 21)		?					
F0 ₁₆				?					
F1 ₁₆		(Note 21)		?					
F2 ₁₆		(Note 21)		?					
F3 ₁₆				?					
F4 ₁₆				?					
F5 ₁₆	Timer A5 interrupt control register		RW	?	0	0	0	0	
F6 ₁₆	Timer A6 interrupt control register		RW	?	0	0	0	0	
F7 ₁₆	Timer A7 interrupt control register		RW	?	0	0	0	0	
F8 ₁₆	Timer A8 interrupt control register		RW	?	0	0	0	0	
F9 ₁₆	Timer A9 interrupt control register		RW	?	0	0	0	0	
FA ₁₆				?					
FB ₁₆				?					
FC ₁₆				?					
FD ₁₆	INT ₅ interrupt control register		RW	?	0	0	0	0	
FE ₁₆	INT ₆ interrupt control register		RW	?	0	0	0	0	
FF ₁₆	INT ₇ interrupt control register		RW	?	0	0	0	0	

Notes 21 : Do not write to this register.


APPENDIX

Appendix 2. Control registers

Appendix 2. Control registers

The control registers allocated in the SFR area are shown on the following pages.

Below is the structure diagram for all registers.



*1

Blank : Set to "0" or "1" according to the usage.
0 : Set to "0" at writing.
1 : Set to "1" at writing.
X : Invalid depending on the mode or state. It may be "0" or "1."
[] : Nothing is assigned.

*2

0 : "0" immediately after reset.
1 : "1" immediately after reset.
Undefined : Undefined immediately after reset.

*3

RW : It is possible to read the bit state at reading. The written value becomes valid.
RO : It is possible to read the bit state at reading. The written value becomes invalid. Accordingly, the written value may be "0" or "1."
WO : The written value becomes valid. It is impossible to read the bit state. The value is undefined at reading. However, when ["0" at reading] is indicated in the "Function" or "Note" column, the bit is always "0" at reading. (See *5 above.)
— : It is impossible to read the bit state. The value is undefined at reading. However, when ["0" at reading] is indicated in the "Function" or "Note" column, the bit is always "0" at reading. (See *6 above.) The written value becomes invalid. Accordingly, the written value may be "0" or "1."

*4

Reference page for each bit.

Port Pi register (i = 1, 2, 5 to 7)

(Addresses 3₁₆, 6₁₆, B₁₆, E₁₆, F₁₆)

b7	b6	b5	b4	b3	b2	b1	b0

Bit	Bit name	Function	At reset	R/W	Reference
0	Port pin Pi ₀	Data is input from or output to a pin by reading from or writing to the corresponding bit. 0 : "L" level 1 : "H" level	Undefined	RW	5-4
1	Port pin Pi ₁		Undefined	RW	
2	Port pin Pi ₂		Undefined	RW	
3	Port pin Pi ₃		Undefined	RW	
4	Port pin Pi ₄		Undefined	RW	
5	Port pin Pi ₅		Undefined	RW	
6	Port pin Pi ₆		Undefined	RW	
7	Port pin Pi ₇		Undefined	RW	

Notes 1: Nothing is assigned for bits 0 to 4 of the port P5 register. These bits are undefined at reading.

2: Nothing is assigned for bits 6 and 7 of the port P6 register. These bits are undefined at reading.

3: Nothing is assigned for bits 5 to 7 of the port P7 register. These bits are undefined at reading.

Port Pi direction register (i = 1, 2, 5 to 7)

(Addresses 5₁₆, 8₁₆, D₁₆, 10₁₆, 11₁₆)

b7	b6	b5	b4	b3	b2	b1	b0

Bit	Bit name	Function	At reset	R/W	Reference
0	Port Pi ₀ direction bit	0 : Input mode (The port functions as an input port.) 1 : Output mode (The port functions as an output port.)	0	RW	5-3 Port P1 11-18 Port P2 6-20 7-10 8-6 9-9 Port P5 6-20 8-6 10-13 Port P6 5-6 7-10 Port P7 6-20 9-9 12-11
1	Port Pi ₁ direction bit		0	RW	
2	Port Pi ₂ direction bit		0	RW	
3	Port Pi ₃ direction bit		0	RW	
4	Port Pi ₄ direction bit		0	RW	
5	Port Pi ₅ direction bit		0	RW	
6	Port Pi ₆ direction bit		0	RW	
7	Port Pi ₇ direction bit		0	RW	

Notes 1: Nothing is assigned for bits 0 to 4 of the port P5 direction register. These bits are undefined at reading.

2: Nothing is assigned for bits 6 and 7 of the port P6 direction register. These bits are undefined at reading.

3: Nothing is assigned for bits 5 to 7 of the port P7 direction register. These bits are undefined at reading.

4: Any of bits 0 to 5 of the port P6 direction register becomes "0" by input of a falling edge to pin P6OUT_{CUT}/INT₄. (Refer to section "5.2.3 Pin P6OUT_{CUT}/INT₄.")

APPENDIX

Appendix 2. Control registers

A-D control register 0 (Address 1E₁₆)

b7	b6	b5	b4	b3	b2	b1	b0
		0					

Bit	Bit name	Function	At reset	R/W	Reference
0	Analog input pin select bits (Valid in the one-shot and repeat modes.) (Note 1)	b2 b1 b0 0 0 0 : AN ₀ is selected. 0 0 1 : AN ₁ is selected. 0 1 0 : AN ₂ is selected. 0 1 1 : AN ₃ is selected. 1 0 0 : AN ₄ is selected. 1 0 1 : Do not select. 1 1 0 : Do not select. 1 1 1 : Do not select.	Undefined	RW	12-7
1			Undefined	RW	
2			Undefined	RW	
3			0	RW	
4	A-D operation mode select bits	b4 b3 0 0 : One-shot mode 0 1 : Repeat mode 1 0 : Single sweep mode 1 1 : Repeat sweep mode 0	0	RW	
5			0	RW	
6	A-D conversion start bit	0 : A-D conversion halts. 1 : A-D conversion starts.	0	RW (Note 4)	
7	A-D conversion frequency (ϕ_{AD}) select bit 0	See Table 12.2.1.	0	RW	

- Notes**
- 1: These bits are invalid in the single sweep mode and repeat sweep mode 0. (Each may be either "0" or "1.")
 - 2: When using pin AN₃, be sure that the D-A₀ output enable bit (bit 0 at address 96₁₆) = "0" (output disabled).
 - 3: When using pin AN₄, be sure that the D-A₁ output enable bit (bit 1 at address 96₁₆) = "0" (output disabled).
 - 4: When writing to this bit, use the **MOVM (MOVMB)** or **STA (STAB, STAD)** instruction.
 - 5: Writing to each bit (except write of "0" to bit 6) of the A-D control register 0 must be performed while the A-D converter halts, regardless of the A-D operation mode.

A-D control register 1 (Address 1F₁₆)

b7	b6	b5	b4	b3	b2	b1	b0
		0			0		

Bit	Bit name	Function	At reset	R/W	Reference
0	A-D sweep pin select bits (Valid in the single sweep mode and repeat sweep mode 0.) (Note 1)	b1 b0 0 0 : Pins AN ₀ and AN ₁ (2 pins) 0 1 : Pins AN ₀ to AN ₃ (4 pins) (Note 2) 1 0 : Pins AN ₀ to AN ₄ (5 pins) (Notes 2, 3) 1 1 : Do not select.	Undefined	RW	12-7
1			Undefined	RW	
2	Fix this bit to "0."		0	RW	
3	Resolution select bit	0 : 8-bit resolution mode 1 : 10-bit resolution mode	0	RW	
4	A-D conversion frequency (ϕ_{AD}) select bit 1	See Table 12.2.1.	0	RW	
5	Fix this bit to "0."		0	RW	12-8 16-7
6	V _{REF} connection select bit (Note 4)	0 : Pin V _{REF} is connected. 1 : Pin V _{REF} is disconnected.	0	RW	
7	The value is "0" at reading.		0	–	

Notes 1: These bits are invalid in the one-shot and repeat modes. (They may be either "0" or "1.")

2: When using pin AN₃, be sure that the D-A₀ output enable bit (bit 0 at address 96₁₆) = "0" (output disabled).

3: When using pin AN₄, be sure that the D-A₁ output enable bit (bit 1 at address 96₁₆) = "0" (output disabled).

4: When this bit is cleared from "1" to "0," be sure to start the A-D conversion after an interval of 1 μ s or more has elapsed.

5: Writing to each bit of the A-D control register 1 must be performed while the A-D converter halts, regardless of the A-D operation mode.

APPENDIX

Appendix 2. Control registers

■ When 8-bit resolution mode is selected


A-D register 0 (Addresses 21₁₆, 20₁₆)

A-D register 1 (Addresses 23₁₆, 22₁₆)

A-D register 2 (Addresses 25₁₆, 24₁₆)

A-D register 3 (Addresses 27₁₆, 26₁₆)

A-D register 4 (Addresses 29₁₆, 28₁₆)



Bit	Function	At reset	R/W	Reference
7 to 0	Reads an A-D conversion result.	Undefined	RO	12-8
15 to 8	The value is "0" at reading.	0	—	

■ When 10-bit resolution mode is selected


A-D register 0 (Addresses 21₁₆, 20₁₆)

A-D register 1 (Addresses 23₁₆, 22₁₆)

A-D register 2 (Addresses 25₁₆, 24₁₆)

A-D register 3 (Addresses 27₁₆, 26₁₆)

A-D register 4 (Addresses 29₁₆, 28₁₆)



Bit	Function	At reset	R/W	Reference
9 to 0	Reads an A-D conversion result.	Undefined	RO	12-8
15 to 10	The value is "0" at reading.	0	—	

■ When comparator function is selected


A-D register 0 (Addresses 21₁₆, 20₁₆)

A-D register 1 (Addresses 23₁₆, 22₁₆)

A-D register 2 (Addresses 25₁₆, 24₁₆)

A-D register 3 (Addresses 27₁₆, 26₁₆)

A-D register 4 (Addresses 29₁₆, 28₁₆)



Bit	Function	At reset	R/W	Reference
7 to 0	Any value in the range from "00 ₁₆ " to "FF ₁₆ " can be set. The set value is compared with the input voltage. The value is undefined at reading.	Undefined	RO	12-8
15 to 8	The value is "0" at reading.	0	—	

Note: When the comparator function is selected, writing to and reading from the A-D register i must be performed while the A-D converter halts.

APPENDIX

Appendix 2. Control registers

UART0 transmit/receive mode register (Address 30₁₆)

b7 b6 b5 b4 b3 b2 b1 b0

UART1 transmit/receive mode register (Address 38₁₆)

--	--	--	--	--	--	--	--

Bit	Bit name	Function	At reset	R/W	Reference
0	Serial I/O mode select bits	b2 b1 b0 0 0 0 : Serial I/O is invalid. (P1 functions as a programmable I/O port.)	0	RW	11-5
1		0 0 1 : Clock synchronous serial I/O mode 0 1 0 : } Do not select. 0 1 1 : }	0	RW	
2		1 0 0 : UART mode (Transfer data length = 7 bits) 1 0 1 : UART mode (Transfer data length = 8 bits) 1 1 0 : UART mode (Transfer data length = 9 bits) 1 1 1 : Do not select.	0	RW	
3	Internal/External clock select bit	0 : Internal clock 1 : External clock	0	RW	
4	Stop bit length select bit (Valid in UART mode) (Note)	0 : One stop bit 1 : Two stop bits	0	RW	
5	Odd/Even parity select bit (Valid in UART mode when parity enable bit = "1.") (Note)	0 : Odd parity 1 : Even parity	0	RW	
6	Parity enable bit (Valid in UART mode) (Note)	0 : Parity disabled 1 : Parity enabled	0	RW	
7	Sleep select bit (Valid in UART mode) (Note)	0 : Sleep mode terminated (Invalid) 1 : Sleep mode selected	0	RW	

Note: Bits 4 to 6 are invalid in the clock synchronous serial I/O mode. (Each may be either "0" or "1.") Additionally, fix bit 7 to "0."

UART0 baud rate register (BRG0) (Address 31₁₆)

b7 b0

UART1 baud rate register (BRG1) (Address 39₁₆)

--

Bit	Function	At reset	R/W	Reference
7 to 0	Any value in the range from "00 ₁₆ " to "FF ₁₆ " can be set. Assuming that the set value = n, BRGi divides the count source frequency by (n + 1).	Undefined	WO	11-14

Note: Writing to this register must be performed while the transmission/reception halts.
Use the **MOVM (MOVMB)** or **STA (STAB, STAD)** instruction for writing to this register.

UART0 transmit buffer register (Addresses 33₁₆, 32₁₆)

(b15) b7 (b8) b0 b7 b0

UART1 transmit buffer register (Addresses 3B₁₆, 3A₁₆)

--	--	--

Bit	Function	At reset	R/W	Reference
8 to 0	Transmit data is set.	Undefined	WO	11-11
15 to 9	Nothing is assigned.	Undefined	—	

Note: Use the **MOVM (MOVMB)** or **STA (STAB, STAD)** instruction for writing to this register.

APPENDIX

Appendix 2. Control registers

UART0 transmit/receive control register 0 (Address 34₁₆)

UART1 transmit/receive control register 0 (Address 3C₁₆)

b7	b6	b5	b4	b3	b2	b1	b0

Bit	Bit name	Function	At reset	R/W	Reference
0	BRG count source select bits	b1 b0 0 0 : Clock f ₂ 0 1 : Clock f ₁₆ 1 0 : Clock f ₆₄ 1 1 : Clock f ₅₁₂	0	RW	11-7
1			0	RW	
2		0 : The $\overline{\text{CTS}}$ function is selected. 1 : The RTS function is selected.	0	RW	
3		0 : Data is present in the transmit register. (Transmission is in progress.) 1 : No data is present in the transmit register. (Transmission is completed.)	1	RO	
4	CTS/RTS enable bit	0 : The $\overline{\text{CTS}}$ /RTS function is enabled. 1 : The CTS/RTS function is disabled.	0	RW	
5	UARTi receive interrupt mode select bit	0 : Reception interrupt 1 : Reception error interrupt	0	RW	
6	CLK polarity select bit (This bit is used in the clock synchronous serial I/O mode.) (Note 2)	0 : At the falling edge of the transfer clock, transmit data is output; at the rising edge of the transfer clock, receive data is input. When not in transferring, pin CLKi's level is "H." 1 : At the falling edge of the transfer clock, transmit data is output; at the falling edge of the transfer clock, receive data is input. When not in transferring, pin CLKi's level is "L."	0	RW	
7	Transfer format select bit (This bit is used in the clock synchronous serial I/O mode.) (Note 2)	0 : LSB (Least Significant Bit) first 1 : MSB (Most Significant Bit) first	0	RW	

Notes 1: Valid when the $\overline{\text{CTS}}$ /RTS enable bit (bit 4) is "0" and $\overline{\text{CTS}}$ /RTS_i separate select bit (bit 0 or 1 at address AC₁₆) is "0."

2: Fix these bits to "0" in the UART mode or when serial I/O is disabled.

UART0 transmit/receive control register 1 (Address 35₁₆)


UART1 transmit/receive control register 1 (Address 3D₁₆)

b7	b6	b5	b4	b3	b2	b1	b0

Bit	Bit name	Function	At reset	R/W	Reference
0	Transmit enable bit	0 : Transmission disabled 1 : Transmission enabled	0	RW	11-9
1	Transmit buffer empty flag	0 : Data is present in the transmit buffer register. 1 : No data is present in the transmit buffer register.	1	RO	
2	Receive enable bit	0 : Reception disabled 1 : Reception enabled	0	RW	
3	Receive complete flag	0 : No data is present in the receive buffer register. 1 : Data is present in the receive buffer register.	0	RO	
4	Overrun error flag	0 : No overrun error 1 : Overrun error detected	0	RO	
5	Framing error flag (Note) (Valid in UART mode)	0 : No framing error 1 : Framing error detected	0	RO	
6	Parity error flag (Note) (Valid in UART mode)	0 : No parity error 1 : Parity error detected	0	RO	
7	Error sum flag (Note) (Valid in UART mode)	0 : No error 1 : Error detected	0	RO	

Note: Bits 5 to 7 are invalid in the clock synchronous serial I/O mode.

Appendix 2. Control registers



Bit	Function	At reset	R/W	Reference
8 to 0	Receive data is read out from here.	Undefined	RO	11-13
15 to 9	The value is "0" at reading.	0	–	



Bit	Bit name	Function	At reset	R/W	Reference
0	Timer A0 count start bit	0 : Stop counting 1 : Start counting	0	RW	7-7
1	Timer A1 count start bit		0	RW	
2	Timer A2 count start bit		0	RW	
3	Timer A3 count start bit		0	RW	
4	Timer A4 count start bit		0	RW	
5	Timer B0 count start bit		0	RW	8-4
6	Timer B1 count start bit		0	RW	
7	Timer B2 count start bit		0	RW	



Bit	Bit name	Function	At reset	R/W	Reference
0	Timer A5 count start bit	0 : Stop counting 1 : Start counting	0	RW	7-7
1	Timer A6 count start bit		0	RW	
2	Timer A7 count start bit		0	RW	
3	Timer A8 count start bit		0	RW	
4	Timer A9 count start bit		0	RW	
7 to 5	Nothing is assigned.		Undefined	–	

APPENDIX

Appendix 2. Control registers

One-shot start register 0 (Address 42₁₆)

b7	b6	b5	b4	b3	b2	b1	b0
0			0				

Bit	Bit name	Function	At reset	R/W	Reference
0	Timer A0 one-shot start bit	1 : Start outputting one-shot pulse. (Valid when an internal trigger is selected.) The value is "0" at reading.	0	WO	7-33
1	Timer A1 one-shot start bit		0	WO	
2	Timer A2 one-shot start bit		0	WO	
3	Fix this bit to "0."		0	WO	
4	Timer A4 one-shot start bit	1 : Start outputting one-shot pulse. (Valid when an internal trigger is selected.) The value is "0" at reading.	0	WO	
6, 5	Nothing is assigned.		Undefined	—	
7	Fix this bit to "0."		0	RW	

One-shot start register 1 (Address 43₁₆)

b7	b6	b5	b4	b3	b2	b1	b0
0				0	0	0	0

Bit	Bit name	Function	At reset	R/W	Reference
3 to 0	Fix these bits to "000."		0	WO	7-33
4	Timer A9 one-shot start bit	1 : Start outputting one-shot pulse. (Valid when an internal trigger is selected.) The value is "0" at reading.	0	WO	
6, 5	Nothing is assigned.		Undefined	–	
7	Fix this bit to "0."		0	RW	

Appendix 2. Control registers

Up-down register 0 (Address 44₁₆)

b7	b6	b5	b4	b3	b2	b1	b0
	0			0			

Bit	Bit name	Function	At reset	R/W	Reference
0	Timer A0 up-down bit	0 : Countdown 1 : Countup This function is valid when the contents of the up-down register is selected as the up-down switching factor.	0	RW	7-24
1	Timer A1 up-down bit		0	RW	
2	Timer A2 up-down bit		0	RW	
3	Fix this bit to “0.”		0	RW	
4	Timer A4 up-down bit	0 : Countdown 1 : Countup This function is valid when the contents of the up-down register is selected as the up-down switching factor.	0	RW	7-24
5	Timer A2 two-phase pulse signal processing select bit	0 : Two-phase pulse signal processing function disabled 1 : Two-phase pulse signal processing function enabled When not using the two-phase pulse signal processing function, clear the bit to “0.” The value is “0” at reading.	0	WO (Note)	7-26
6	Fix this bit to “0.”		0	WO (Note)	
7	Timer A4 two-phase pulse signal processing select bit	0 : Two-phase pulse signal processing function disabled 1 : Two-phase pulse signal processing function enabled When not using the two-phase pulse signal processing function, clear the bit to “0.” The value is “0” at reading.	0	WO (Note)	7-26

Note: Use the **MOVM (MOVMB)** or **STA(STAB, STAD)** instruction for writing to bits 5 to 7.

Up-down register 1 (Address C4₁₆)

b7	b6	b5	b4	b3	b2	b1	b0
	0	0		0	0	0	0


Bit	Bit name	Function	At reset	R/W	Reference
3 to 0	Fix these bits to "0000."		0	RW	7-24
4	Timer A9 up-down bit	0 : Countdown 1 : Countup This function is valid when the contents of the up-down register is selected as the up-down switching factor.	0	RW	
6, 5	Fix these bits to "00."		0	WO (Note)	
7	Timer A9 two-phase pulse signal processing select bit	0 : Two-phase pulse signal processing function disabled 1 : Two-phase pulse signal processing function enabled When not using the two-phase pulse signal processing function, clear the bit to "0." The value is "0" at reading.	0	WO (Note)	7-26

Note: Use the **MOVM(MOVMB)** or **STA(STAB, STAD)** instruction for writing to bits 5 to 7.

APPENDIX

Appendix 2. Control registers

Timer A clock division select register (Address 45₁₆)



Bit	Bit name	Function	At reset	R/W	Reference
0	Timer A clock division select bits	See Table 7.2.3.	0	RW	7-6
1			0	RW	
7 to 2	The value is “0” at reading.		0	–	

Timer A0 register (Addresses 47₁₆, 46₁₆)

Timer A1 register (Addresses 49₁₆, 48₁₆)

Timer A2 register (Addresses 4B₁₆, 4A₁₆)

Timer A3 register (Addresses 4D₁₆, 4C₁₆)

Timer A4 register (Addresses 4F₁₆, 4E₁₆)


Timer A5 register (Addresses C7₁₆, C6₁₆)

Timer A6 register (Addresses C9₁₆, C8₁₆)

Timer A7 register (Addresses CB₁₆, CA₁₆)

Timer A8 register (Addresses CD₁₆, CC₁₆)

Timer A9 register (Addresses CF₁₆, CE₁₆)




Bit	Function	At reset	R/W	Reference
15 to 0	These bits have different functions according to the operating mode.	Undefined	RW	7-5

Note: Reading from or writing to this register must be performed in a unit of 16 bits.

Timer Ai mode register (i = 0 to 4) (Addresses 56₁₆ to 5A₁₆)

Timer Ai mode register (i = 5 to 9) (Addresses D6₁₆ to DA₁₆)




Bit	Bit name	Function	At reset	R/W	Reference
0	Operating mode select bits (Note)	b1 b0 0 0 : Timer mode 0 1 : Event counter mode 1 0 : One-shot pulse mode 1 1 : Pulse width modulation (PWM) mode.	0	RW	7-8
1			0	RW	
2	These bits have different functions according to the operating mode.		0	RW	
3			0	RW	
4			0	RW	
5			0	RW	
6			0	RW	
7			0	RW	

Note: For timers A3 and A5 to A8, fix these bits to "00"; do not select "01₂," "10₂," and "11₂."

■ Timer mode

Timer A0 register (Addresses 47₁₆, 46₁₆)
 Timer A1 register (Addresses 49₁₆, 48₁₆)
 Timer A2 register (Addresses 4B₁₆, 4A₁₆)
 Timer A3 register (Addresses 4D₁₆, 4C₁₆)
 Timer A4 register (Addresses 4F₁₆, 4E₁₆)


Timer A5 register (Addresses C7₁₆, C6₁₆)
 Timer A6 register (Addresses C9₁₆, C8₁₆)
 Timer A7 register (Addresses CB₁₆, CA₁₆)
 Timer A8 register (Addresses CD₁₆, CC₁₆)
 Timer A9 register (Addresses CF₁₆, CE₁₆)



Bit	Function	At reset	R/W	Reference
15 to 0	Any value in the range from "0000 ₁₆ " to "FFFF ₁₆ " can be set. Assuming that the set value = n, the counter divides the count source frequency by (n + 1). When reading, the register indicates the counter value.	Undefined	RW	7-12


Note: Reading from or writing to this register must be performed in a unit of 16 bits.

Timer A_j mode register (j = 0 to 2, 4, 9) (Addresses 56₁₆ to 58₁₆, 5A₁₆, DA₁₆)



Bit	Bit name	Function	At reset	R/W	Reference
0	Operating mode select bits	b1 b0 0 0 : Timer mode	0	RW	7-12 9-11 10-14
1			0	RW	
2	Pulse output function select bit	0 : No pulse output (TA _{JOUT} pin functions as a programmable I/O port pin.) 1 : Pulse output (TA _{JOUT} pin functions as a pulse output pin.)	0	RW	7-16
3	Gate function select bits	b4 b3 0 0 : } No gate function 0 1 : } (TA _{JIN} pin functions as a programmable I/O port pin.) 1 0 : Gate function (Counter is active only while TA _{JIN} pin's input signal is at "L" level.) 1 1 : Gate function (Counter is active only while TA _{JIN} pin's input signal is at "H" level.)	0	RW	7-15
4			0	RW	
5	Fix this bit to "0" in timer mode.		0	RW	7-6
6	Count source select bits	See Table 7.2.3.	0	RW	
7			0	RW	

Timer A_k mode register (k = 3, 5 to 8) (Addresses 59₁₆, D6₁₆ to D9₁₆)



Bit	Bit name	Function	At reset	R/W	Reference
0	Operating mode select bits	b1 b0 0 0 : Timer mode	0	RW	7-12 9-11
1			0	RW	
5 to 2	Fix these bits to “0000” in timer mode.		0	RW	7-6
6	Count source select bits	See Table 7.2.3.	0	RW	
7			0	RW	

APPENDIX

Appendix 2. Control registers

■ Event counter mode


Timer A0 register (Addresses 47₁₆, 46₁₆)

Timer A1 register (Addresses 49₁₆, 48₁₆)

Timer A2 register (Addresses 4B₁₆, 4A₁₆)

Timer A4 register (Addresses 4F₁₆, 4E₁₆)


Timer A9 register (Addresses CF₁₆, CE₁₆)



Bit	Function	At reset	R/W	Reference
15 to 0	Any value in the range from "0000 ₁₆ " to "FFFF ₁₆ " can be set. Assuming that the set value = n, the counter divides the count source frequency by (n + 1) during countdown, or by (FFFF ₁₆ – n + 1) during countup. When reading, the register indicates the counter value.	Undefined	RW	7-20

Note: Reading from or writing to this register must be performed in a unit of 16 bits.

Timer Aj mode register (j = 0 to 2, 4, 9) (Addresses 56₁₆ to 58₁₆, 5A₁₆, DA₁₆)



Bit	Bit name	Function	At reset	R/W	Reference
0	Operating mode select bits	b1 b0 0 1 : Event counter mode	0	RW	7-20
1			0	RW	
2	Pulse output function select bit	0 : No pulse output (TAj _{OUT} pin functions as a programmable I/O port pin.) 1 : Pulse output (TAj _{OUT} pin functions as a pulse output pin.)	0	RW	7-26
3	Count polarity select bit	0 : Counts at falling edge of external signal 1 : Counts at rising edge of external signal	0	RW	7-20
4	Up-down switching factor select bit	0 : Contents of up-down register 1 : Input signal to TAj _{OUT} pin	0	RW	7-24
5	Fix this bit to "0" in event counter mode.		0	RW	
6	These bits are invalid in event counter mode.		0	RW	
7			0	RW	

X : It may be either "0" or "1."

■ One-shot pulse mode


Timer A0 register (Addresses 47₁₆, 46₁₆)

Timer A1 register (Addresses 49₁₆, 48₁₆)

Timer A2 register (Addresses 4B₁₆, 4A₁₆)

Timer A4 register (Addresses 4F₁₆, 4E₁₆)

Timer A9 register (Addresses CF₁₆, CE₁₆)




Bit	Function	At reset	R/W	Reference
15 to 0	Any value in the range from "0000 ₁₆ " to "FFFF ₁₆ " can be set. Assuming that the set value = n, the "H" level width of the one-shot pulse which is output from the TAJ _{OUT} pin is expressed as follows : $\frac{n}{f_i}$.	Undefined	WO	7-30 10-13

f_i: Frequency of count source

Note: Use the **MOVM** or **STA(STAD)** instruction for writing to this register.

Writing to this register must be performed in a unit of 16 bits.

Timer A_j mode register (j = 0 to 2, 4, 9) (Addresses 56₁₆ to 58₁₆, 5A₁₆, DA₁₆)



Bit	Bit name	Function	At reset	R/W	Reference
0	Operating mode select bits	b1 b0 1 0 : One-shot pulse mode	0	RW	7-30 10-13
1			0	RW	
2	Fix this bit to “1” in one-shot pulse mode.		0	RW	
3	Trigger select bits	b4 b3 0 0 : } Writing “1” to one-shot start bit 0 1 : } (TA _{JIN} pin functions as a programmable I/O port pin.) 1 0 : Falling edge of TA _{JIN} pin's input signal 1 1 : Rising edge of TA _{JIN} pin's input signal	0	RW	7-33
4			0	RW	
5	Fix this bit to “0” in one-shot pulse mode.		0	RW	
6	Count source select bits	See Table 7.2.3.	0	RW	7-6
7			0	RW	

APPENDIX

Appendix 2. Control registers

■ Pulse width modulation (PWM) mode

<When operating as a 16-bit pulse width modulator>


Timer A0 register (Addresses 47₁₆, 46₁₆)

Timer A1 register (Addresses 49₁₆, 48₁₆)

Timer A2 register (Addresses 4B₁₆, 4A₁₆)

Timer A4 register (Addresses 4F₁₆, 4E₁₆)

Timer A9 register (Addresses CF₁₆, CE₁₆)



Bit	Function	At reset	R/W	Reference
15 to 0	Any value in the range from "0000 ₁₆ " to "FFFE ₁₆ " can be set. Assuming that the set value = n, the "H" level width of the PWM pulse which is output from the TAJ _{OUT} pin is expressed as follows : $\frac{n}{f_i}$ (PWM pulse period = $\frac{2^{16}-1}{f_i}$)	Undefined	WO	7-39

f_i: Frequency of count source

Note: Use the **MOV**M or **STA(STAD)** instruction for writing to this register.

Writing to this register must be performed in a unit of 16 bits.

<When operating as an 8-bit pulse width modulator>


Timer A0 register (Addresses 47₁₆, 46₁₆)

Timer A1 register (Addresses 49₁₆, 48₁₆)

Timer A2 register (Addresses 4B₁₆, 4A₁₆)

Timer A4 register (Addresses 4F₁₆, 4E₁₆)

Timer A9 register (Addresses CF₁₆, CE₁₆)




Bit	Function	At reset	R/W	Reference
7 to 0	Any value in the range from "00 ₁₆ " to "FF ₁₆ " can be set. Assuming that the set value = m, the period of the PWM pulse which is output from the TAJ _{OUT} pin is expressed as follows: $\frac{(m+1)(2^8-1)}{f_i}$	Undefined	WO	7-39
15 to 8	Any value in the range from "00 ₁₆ " to "FF ₁₆ " can be set. Assuming that the set value = n, the "H" level width of the PWM pulse which is output from the TAJ _{OUT} pin is expressed as follows: $\frac{n(m+1)}{f_i}$	Undefined	WO	

f_i: Frequency of count source

Note: Use the **MOV**M or **STA(STAD)** instruction for writing to this register.

Writing to this register must be performed in a unit of 16 bits.

Timer Aj mode register (i = 0 to 2, 4, 9) (Addresses 56₁₆ to 58₁₆, 5A₁₆, DA₁₆)




Bit	Bit name	Function	At reset	R/W	Reference
0	Operating mode select bits	b1 b0 1 1 : PWM mode	0	RW	7-39 9-11
1			0	RW	
2	Fix this bit to “1” in PWM mode.		0	RW	
3	Trigger select bits	b4 b3 0 0 : } Writing “1” to count start bit 0 1 : } (TA _{JIN} pin functions as a programmable I/O port pin.) 1 0 : Falling edge of TA _{JIN} pin’s input signal 1 1 : Rising edge of TA _{JIN} pin’s input signal	0	RW	7-42
4			0	RW	
5	16/8-bit PWM mode select bit	0 : 16-bit pulse width modulator 1 : 8-bit pulse width modulator	0	RW	7-43
6	Count source select bits	See Table 7.2.3.	0	RW	7-6
7			0	RW	

Appendix 2. Control registers

Timer B0 register (Addresses 51₁₆, 50₁₆)

Timer B1 register (Addresses 53₁₆, 52₁₆)


Timer B2 register (Addresses 55₁₆, 54₁₆)



Bit	Function	At reset	R/W	Reference
15 to 0	These bits have different functions according to the operating mode.	Undefined	RW	8-3

Note: Reading from or writing to this register must be performed in a unit of 16 bits.

Timer Bi mode register (i = 0 to 2) (Addresses 5B₁₆ to 5D₁₆)



Bit	Bit name	Function	At reset	R/W	Reference
0	Operating mode select bits	b1 b0 0 0 : Timer mode 0 1 : Event counter mode 1 0 : Pulse period/Pulse width measurement mode 1 1 : Do not select.	0	RW	8-4
1			0	RW	
2	These bits have different functions according to the operating mode.		0	RW	
3			0	RW	
4			0	RW	
5			Undefined	RO (Note)	
6			0	RW	
7			0	RW	

Note: Bit 5 is invalid in the timer and event counter modes; its value is undefined at reading.

APPENDIX


Appendix 2. Control registers

■ Timer mode

Timer B0 register (Addresses 51₁₆, 50₁₆)

Timer B1 register (Addresses 53₁₆, 52₁₆)


Timer B2 register (Addresses 55₁₆, 54₁₆)



Bit	Function	At reset	R/W	Reference
15 to 0	Any value in the range from "0000 ₁₆ " to "FFFF ₁₆ " can be set. Assuming that the set value = n, the counter divides the count source frequency by (n + 1). When reading, the register indicates the counter value.	Undefined	RW	8-9

Note: Reading from or writing to this register must be performed in a unit of 16 bits.

Timer Bi mode register (i = 0 to 2) (Addresses 5B₁₆ to 5D₁₆)



Bit	Bit name	Function	At reset	R/W	Reference
0	Operating mode select bits	b1 b0 0 0 : Timer mode	0	RW	8-9
1			0	RW	
2	These bits are invalid in timer mode.		0	RW	
3			0	RW	
4			0	RW	
5	This bit is invalid in timer mode; its value is undefined at reading.		Undefined	RO	8-7
6	Count source select bits	b7 b6 0 0 : f ₂ 0 1 : f ₁₆ 1 0 : f ₆₄ 1 1 : f ₅₁₂	0	RW	
7			0	RW	


X : It may be either "0" or "1."

■ Event counter mode

Timer B0 register (Addresses 51₁₆, 50₁₆)

Timer B1 register (Addresses 53₁₆, 52₁₆)


Timer B2 register (Addresses 55₁₆, 54₁₆)



Bit	Function	At reset	R/W	Reference
15 to 0	Any value in the range from "0000 ₁₆ " to "FFFF ₁₆ " can be set. Assuming that the set value = n, the counter divides the count source frequency by (n + 1). When reading, the register indicates the counter value.	Undefined	RW	8-14

Note: Reading from or writing to this register must be performed in a unit of 16 bits.

Timer Bi mode register (i = 0 to 2) (Addresses 5B₁₆ to 5D₁₆)



Bit	Bit name	Function	At reset	R/W	Reference
0	Operating mode select bits	b1 b0 0 1 : Event counter mode	0	RW	8-14
1			0	RW	
2	Count polarity select bits	b3 b2 0 0 : Count at falling edge of external signal 0 1 : Count at rising edge of external signal 1 0 : Count at both falling and rising edges of external signal 1 1 : Do not select. (Note)	0	RW	
3			0	RW	
4	This bit is invalid in event counter mode.		0	RW	
5	This bit is invalid in event counter mode; its value is undefined at reading.		Undefined	RO	
6	These bits are invalid in event counter mode.		0	RW	
7			0	RW	

X : It may be either "0" or "1."

Note: When the timer B2 clock source select bit (bit 6 at address 63₁₆) = "1," be sure to fix these bits to "01₂" (count at the rising edge of the external signal).

APPENDIX


Appendix 2. Control registers

■ Pulse period/Pulse width measurement mode

Timer B0 register (Addresses 51₁₆, 50₁₆)

Timer B1 register (Addresses 53₁₆, 52₁₆)


Timer B2 register (Addresses 55₁₆, 54₁₆)



Bit	Function	At reset	R/W	Reference
15 to 0	The measurement result of pulse period or pulse width is read out.	Undefined	RO	8-21

Note: Reading from this register must be performed in a unit of 16 bits.

Timer Bi mode register (i = 0 to 2) (Addresses 5B₁₆ to 5D₁₆)



Bit	Bit name	Function	At reset	R/W	Reference
0	Operating mode select bits	b1 b0 1 0 : Pulse period/Pulse width measurement mode	0	RW	8-21
1			0	RW	
2	Measurement mode select bits	b3 b2 0 0 : Pulse period measurement (Interval between falling edges of measurement pulse) 0 1 : Pulse period measurement (Interval between rising edges of measurement pulse) 1 0 : Pulse width measurement (Interval from a falling edge to a rising edge, and from a rising edge to a falling edge of measurement pulse) 1 1 : Do not select.	0	RW	8-23
3			0	RW	
4	Count-type select bit	0 : Counter clear type 1 : Free-run type	0	RW	8-24
5	Timer Bi overflow flag (Note)	0 : No overflow 1 : Overflowed	Undefined	RO	
6	Count source select bits	b7 b6 0 0 : f ₂ 0 1 : f ₁₆ 1 0 : f ₆₄ 1 1 : f ₅₁₂	0	RW	8-7
7			0	RW	

Note: The timer Bi overflow flag is cleared to "0" when a value is written to the timer Bi mode register with the count start bit = "1."
This flag cannot be set to "1" by software.

Processor mode register 0 (Address 5E₁₆)

b7	b6	b5	b4	b3	b2	b1	b0
0				X	X	0	0

Bit	Bit name	Function	At reset	R/W	Reference
0	Processor mode bits	b1 b0 0 0 : Single-chip mode 0 1 : Do not select. 1 0 : Do not select. 1 1 : Do not select.	0	RW	2-20
1			0	RW	
2	Any of these bits may be either “0” or “1.”		0	RW	
3			1	RW	
4	Interrupt priority detection time select bits	b5 b4 0 0 : 7 cycles of f _{sys} 0 1 : 4 cycles of f _{sys} 1 0 : 2 cycles of f _{sys} 1 1 : Do not select.	0	RW	6-12
5			0	RW	
6	Software reset bit	The microcomputer is reset by writing “1” to this bit. The value is “0” at reading.	0	WO	3-3
7	Fix this bit to “0.”		0	RW	

X : It may be either "0" or "1."

Processor mode register 1 (Address 5F₁₆)

b7	b6	b5	b4	b3	b2	b1	b0
	0	0	0	0	0		X

Bit	Bit name	Function	At reset	R/W	Reference
0	This bit may be either "0" or "1."		1	RW	2-6
1	Direct page register switch bit	0 : Only DPR0 is used. 1 : DPR0 through DPR3 are used.	0	RW (Note 1)	
6 to 2	Fix these bits to "00000."		0	RW	2-12
7	Internal ROM bus cycle select bit (Note 2)	0 : 3φ 1 : 2φ	0	RW	

X : It may be either "0" or "1."

Notes 1: After reset, this bit is allowed to be changed only once. (During the software execution, be sure not to change this bit's content.)

2: To reprogram the internal flash memory by using the CPU reprogramming mode, clear this bit to "0." (Refer to section "19.2 Flash memory CPU reprogramming mode.")

APPENDIX


Appendix 2. Control registers

Watchdog timer register (Address 60₁₆)



Bit	Function	At reset	R/W	Reference
7 to 0	Initializes the watchdog timer. When dummy data has been written to this register, the watchdog timer's value is initialized to "FFF ₁₆ " (dummy data: 00 ₁₆ to FF ₁₆).	Undefined	—	14-3

Watchdog timer frequency select register (Address 61₁₆)



Bit	Bit name	Function	At reset	R/W	Reference
0	Watchdog timer frequency select bit	0 : Wf ₅₁₂ 1 : Wf ₃₂	0	RW	14-3
5 to 1	Nothing is assigned.		Undefined	—	
6	Watchdog timer clock source select bits at STP termination	b7 b6 0 0 : fX ₃₂ 0 1 : fX ₁₆ 1 0 : fX ₁₂₈ 1 1 : fX ₆₄	0	RW	14-3 15-7
7			0	RW	

Particular function select register 0 (Address 62₁₆)

b7	b6	b5	b4	b3	b2	b1	b0
0	0	0	0	0	0		

Bit	Bit name	Function	At reset	R/W	Reference
0	STP instruction invalidity select bit	0 : STP instruction is valid. 1 : STP instruction is invalid.	0	RW (Note)	15-4
1	External clock input select bit	0 : Oscillation circuit is active. (Oscillator is connected.) Watchdog timer is used at stop mode termination. 1 : Oscillation circuit is inactive. (External clock is input.) When the system clock select bit (bit 5 at address BC ₁₆) = "0," watchdog timer is not used at stop mode termination. When the system clock select bit = "1," watchdog timer is used at stop mode termination.	0	RW (Note)	4-10 15-5 16-4
7 to 2	Fix these bits to "000000."		0	RW	

Note: Writing to these bits requires the following procedure:

- Write "55₁₆" to this register. (The bit status does not change only by this writing.)
- Succeedingly, write "0" or "1" to each bit.

Also, use the **MOVMB (MOVm when m = 1)** instruction or **STAB (STA when m = 1)** instruction.

If an interrupt occurs between writing of "55₁₆" and next writing of "0" or "1," latter writing may be ignored. When there is a possibility that an interrupt occurs at the above timing, be sure to read this bit's contents after writing of "0" or "1," and verify whether "0" or "1" has correctly been written or not.

Particular function select register 1 (Address 63₁₆)

b7	b6	b5	b4	b3	b2	b1	b0
			0		0		

Bit	Bit name	Function	At reset	R/W	Reference
0	STP-instruction-execution status bit	0 : Normal operation. 1 : During execution of STP instruction	(Note 1)	RW (Note 2)	15-6
1	WIT-instruction-execution status bit	0 : Normal operation. 1 : During execution of WIT instruction	(Note 1)	RW (Note 2)	
2	Fix this bit to "0."		0	RW	
3	System clock stop select bit at WIT (Note 3)	0 : In the wait mode, system clock f_{sys} is active. 1 : In the wait mode, system clock f_{sys} is inactive.	0	RW	16-5
4	Fix this bit to "0."		0	RW	
5	The value is "0" at reading.		0	—	
6	Timer B2 clock source select bit (Valid in event counter mode.)	0 : External signal input to the TB2 _{IN} pin is counted. 1 : fX ₃₂ is counted.	0	RW	8-15
7	The value is "0" at reading.		0	—	

Notes 1: At power-on reset, this bit becomes "0." At hardware reset or software reset, this bit retains the value just before reset.

2: Even when "1" is written, the bit status will not change.

3: Setting this bit to "1" must be performed just before execution of the WIT instruction. Also, after the wait state is terminated, this bit must be cleared to "0" immediately.

APPENDIX

Appendix 2. Control registers

Particular function select register 2 (Address 64₁₆)



Bit	Function	At reset	R/W	Reference
7 to 0	Disables the watchdog timer. When values of "79 ₁₆ " and "50 ₁₆ " succeedingly in this order, the watchdog timer will stop its operation.	Undefined	—	14-4

Note: After reset, this register can be set only once. Writing to this register requires the following procedure:

- Write values of "79₁₆" and "50₁₆" to this register succeedingly in this order.
 - For the above writing, be sure to use the **MOVMB** (**MOVMB** when m = 1) instruction or the **STAB** (**STAB** when m = 1).
- Note that the following: if an interrupt occurs between writing of "79₁₆" and next writing of "50₁₆," the watchdog timer does not stop its operation.

If any of the following has been performed after reset, writing to this register will be disabled from that time:

- If this register is read out.
- If writing to this register is performed by the procedure other than the above procedure.

Appendix 2. Control registers

Debug control register 0 (Address 66₁₆)

b7	b6	b5	b4	b3	b2	b1	b0
	0		0	0			

Bit	Bit name	Function	At reset	R/W	Reference
0	Detect condition select bits (Note 1)	b2 b1 b0 0 0 0 : Do not select. 0 0 1 : Address matching detection 0 0 1 0 : Address matching detection 1 0 1 1 : Address matching detection 2 1 0 0 : Do not select. 1 0 1 : Out-of-address-area detection 1 1 0 : } Do not select. 1 1 1 : }	(Note 2)	RW	17-3
1			(Note 2)	RW	
2			(Note 2)	RW	
3			(Note 2)	RW	
4	Fix these bits to "00."		(Note 2)	RW	
5	Detect enable bit	0 : Detection disabled. 1 : Detection enabled.	(Note 2)	RW	
6	Fix this bit to "0."		(Note 2)	RW	
7	The value is "1" at reading.		1	—	

Notes 1: These bits are valid when the detect enable bit (bit 5) = "1." Therefore, these bits must be set before or simultaneously with setting of the detect enable bit to "1."

2: At power-on reset, each bit becomes "0"; at hardware reset or software reset, each bit retains the value immediately before reset.

Debug control register 1 (Address 67₁₆)

b7	b6	b5	b4	b3	b2	b1	b0
				1			0

Bit	Bit name	Function	At reset	R/W	Reference
0	Fix this bit to "0."		(Note 1)	RW	17-4
1	The value is "0" at reading.		(Note 1)	RO	
2	Address compare register access enable bit (Note 2)	0 : Disabled. 1 : Enabled.	0	RW	
3	Fix this bit to "1" when using the debug function.		0	RW	
4	Nothing is assigned.		Undefined	—	
5	While a debugger is not used, the value is "0" at reading. While a debugger is used, the value is "1" at reading.		0	RO	
6	Address-matching-detection 2 decision bit (Valid when the address matching detection 2 is selected.)	0 : Matches with the contents of the address compare register 0. 1 : Matches with the contents of the address compare register 1.	0	RO	
7	The value is "0" at reading.		0	—	

Notes 1: At power-on reset, each bit becomes "0"; at hardware reset or software reset, each bit retains the value immediately before reset.

2: Be sure to set this bit to "1" immediately before the access to the address compare registers 0 and 1 (addresses 68₁₆ to 6D₁₆). Then, be sure to clear this bit to "0" immediately after this access.

Address compare register 0 (Addresses 6A₁₆ to 68₁₆)

Address compare register 1 (Addresses 6D₁₆ to 6B₁₆)

(b23) b7	(b16) b0	(b15) b7	(b8) b0

Bit	Function	At reset	R/W	Reference
23 to 0	The address to be detected (in other words, the start address of instructions) is set here.	Undefined	RW	17-5

Note: When accessing these registers, be sure to set the address compare register access enable bit (bit 2 at address 67₁₆) to "1" immediately before this access. Then, be sure to clear this bit to "0" immediately after this access.

b7 b6 b5 b4 b3 b2 b1 b0							
External interrupt input read register (Address 95 ₁₆)							
Bit	Bit name	Function	At reset	R/W	Reference		
2 to 0	The value is undefined at reading.		Undefined	RO	6-18		
3	$\overline{\text{INT}}_3$ read out bit	The input level at the corresponding pin is read out. 0 : "L" level 1 : "H" level	Undefined	RO			
4	$\overline{\text{INT}}_4$ read out bit		Undefined	RO			
5	$\overline{\text{INT}}_5$ read out bit		Undefined	RO			
6	$\overline{\text{INT}}_6$ read out bit		Undefined	RO			
7	$\overline{\text{INT}}_7$ read out bit		Undefined	RO			

b7 b6 b5 b4 b3 b2 b1 b0							
D-A control register (Address 96 ₁₆)							
Bit	Bit name	Function	At reset	R/W	Reference		
0	D-A ₀ output enable bit	0: Output is disabled. 1: Output is enabled. (Notes 1, 2)	0	RW	13-3		
1	D-A ₁ output enable bit	0: Output is disabled. 1: Output is enabled. (Notes 1, 2)	0	RW			
7 to 2	Nothing is assigned.		Undefined	—			

Notes 1: Pin DA_i is multiplexed with an analog input pin, external interrupt input pin, and trigger input pin in the pulse output port mode. When a D-A_i output enable bit = "1" (in other words, output is enabled.), however, the corresponding pin cannot function as any other multiplexed input/output pin (including a programmable I/O port pin).

2: When not using the D-A converter, be sure to clear this bit to "0."

D-A register i (i = 0 and 1) (Addresses 98 ₁₆ and 99 ₁₆)				b7		b0		
Bit	Function					At reset	R/W	Reference
7 to 0	Any value in the range from 00 ₁₆ through FF ₁₆ can be set (Note) , and this value will be D-A converted and will be output.					0	RW	13-3

Note: When not using the D-A converter, be sure to clear the contents of these bits to “00₁₆.”

Note: When not using the D-A converter, be sure to clear the contents of these bits to "00₁₆."

APPENDIX

Appendix 2. Control registers

Flash memory control register (Address 9E₁₆)



Bit	Bit name	Function	At reset	R/W	Reference
0	RY/ $\overline{\text{BY}}$ status bit	0 : BUSY (Automatic programming or erase operation is active.) 1 : READY (Automatic programming or erase operation has been completed.)	1	RO	19-10 19-11
1	CPU reprogramming mode select bit	0 : Flash memory CPU reprogramming mode is invalid. 1 : Flash memory CPU reprogramming mode is valid.	0	RW (Notes 1, 2)	
2	The value is "0" at reading.		0	—	
3	Flash memory reset bit (Note 3)	Writing "1" into this bit discontinues the access to the internal flash memory. This causes the built-in flash memory circuit being reset.	0	RW (Note 4)	
4	The value is "0" at reading.		0	—	
5	User ROM area select bit (Valid in boot mode) (Note 5)	0 : Access to boot ROM area 1 : Access to user ROM area	0	RW (Note 2)	
7, 6	The value is "0" at reading.		0	—	

Notes 1: In order to set this bit to "1," write "0" followed with "1" successively; while in order to clear this bit "0," write "0."

2: Writing to this bit must be performed in an area other than the internal flash memory.

3: This bit is valid when the CPU reprogramming mode select bit (bit 1) = "1": on the other hand, when the CPU reprogramming mode select bit = "0," be sure to fix this bit to "0." Rewriting of this bit must be performed with the CPU reprogramming mode select bit = "1."

4: After writing of "1" to this bit, be sure to confirm the RY/ $\overline{\text{BY}}$ status bit (bit 0) becomes "1"; and then, write "0" to this bit.

5: When MD1 = Vss level, this bit is invalid. (It may be either "0" or "1.")

Waveform output mode register (Address A6₁₆)

■ Three-phase waveform mode

Waveform output mode register (Address A6₁₆)

b7	b6	b5	b4	b3	b2	b1	b0
		X			1	0	0

Bit	Bit name	Function	At reset	R/W	Reference
0	Waveform output select bits (Note 1)	b2 b1 b0 1 0 0 : Three-phase waveform mode	0	RW	10-6
1			0	RW	
2			0	RW	
3	Three-phase output polarity set buffer (Valid in three-phase mode 1) (Note 2)	0 : "H" output 1 : "L" output	0	RW	
4	Three-phase mode select bit	0 : Three-phase mode 0 1 : Three-phase mode 1	0	RW	
5	Invalid in the three-phase waveform mode.		0	RW	
6	Dead-time timer trigger select bit (Note 3)	0: Both falling and rising edges of one-shot pulse for timers A0 to A2 1: Only the falling edge of one-shot pulse for timers A0 to A2	0	RW	
7	Waveform output control bit	0 : Waveform output disabled 1 : Waveform output enabled	0	RW	

X: It may be either "0" or "1."

Notes 1: When not using the pulse output mode and three-phase waveform mode, be sure to fix these bits to "000₂."

2: This bit is invalid in three-phase mode 0.

3: When the saw-tooth-wave modulation output is performed, be sure to fix this bit to "0."

4: Writing to any of bits 0 to 6 must be performed while counting for timers A0 to A3 halts.

■ Pulse output mode

Waveform output mode register (Address A6₁₆)

b7	b6	b5	b4	b3	b2	b1	b0


Bit	Bit name	Function	At reset	R/W	Reference
0	Waveform output select bits (Note)	See Table 9.2.1.	0	RW	9-4 9-5
1			0	RW	
2			0	RW	
3	Pulse output mode select bit	0 : Pulse mode 0 1 : Pulse mode 1	0	RW	
4	Pulse width modulation timer select bit	See Table 9.2.2.	0	RW	
5			0	RW	
6	Waveform output control bit 0	When pulse mode 0 is selected, 0: RTP0 ₀ , RTP1 ₁ : pulse outputs are disabled. 1: RTP0 ₀ , RTP1 ₁ : pulse outputs are enabled. When pulse mode 1 is selected, fix this bit to "0."	0	RW	
7	Waveform output control bit 1	When pulse mode 0 is selected, 0 : RTP0 ₀ to RTP0 ₃ : pulse outputs are disabled. 1 : RTP0 ₀ to RTP0 ₃ : pulse outputs are enabled. When pulse mode 1 is selected, 0 : RTP0 ₀ to RTP0 ₃ RTP1 ₀ , RTP1 ₁ : pulse outputs are disabled. 1 : RTP0 ₀ to RTP0 ₃ RTP1 ₀ , RTP1 ₁ : pulse outputs are enabled.	0	RW	

Note: When not using the pulse output port mode and three-phase waveform mode, be sure to fix these bits to "000₂."

APPENDIX

Appendix 2. Control registers

Dead-time timer (Address A7₁₆)



Bit	Function	At reset	R/W	Reference
7 to 0	A value in the range from “00 ₁₆ ” to “FF ₁₆ ” can be set.	Undefined	WO	10-7

Note: Use the **MOVMB** (**MOVm** when m = 1) or **STAB** (**STAm** when m = 1) instruction for writing to this register.
Additionally, make sure writing to this register does not overlap with a trigger-occurrence timing of the dead-time timer.

Three-phase output data register 0 (Address A8₁₆)

■ Three-phase waveform mode

Three-phase output data register 0 (Address A8₁₆)

b7	b6	b5	b4	b3	b2	b1	b0
		X	X				

Bit	Bit name	Function	At reset	R/W	Reference
0	W-phase output fix bit	0 : Released from output fixation 1 : Output fixed	0	RW	10-9
1	V-phase output fix bit	0 : Released from output fixation 1 : Output fixed	0	RW	
2	U-phase output fix bit	0 : Released from output fixation 1 : Output fixed	0	RW	
3	W-phase output polarity set buffer (Valid in three-phase mode 0.) (Note)	0 : "H" output 1 : "L" output	0	RW	
5, 4	Invalid in the three-phase waveform mode.		0	RW	
6	Clock-source-of-dead-time-timer select bits	b7 b6 0 0 : f ₂ 0 1 : f ₂ /2 1 0 : f ₂ /4 1 1 : Do not select.	0	RW	
7			0	RW	

X: It may be either "0" or "1."

Note: This bit is invalid in three-phase mode 1.

■ Pulse output port mode

Three-phase output data register 0 (Address A8₁₆)

b7	b6	b5	b4	b3	b2	b1	b0

Bit	Bit name	Function	At reset	R/W	Reference
0	RTP0 ₀ pulse output data bit	0 : "L" level output 1 : "H" level output	0	RW	9-7
1	RTP0 ₁ pulse output data bit		0	RW	
2	RTP0 ₂ pulse output data bit		0	RW	
3	RTP0 ₃ pulse output data bit		0	RW	
4	RTP1 ₀ pulse output data bit (Valid in pulse mode 1.) (Note)	0 : "L" level output 1 : "H" level output	0	RW	
5	RTP1 ₁ pulse output data bit (Valid in pulse mode 1.) (Note)		0	RW	
7, 6	Pulse output trigger select bits	b7 b6 0 0 : Underflow of timer A0 0 1 : Falling edge of input signal to pin RTP _{TRG0} 1 0 : Rising edge of input signal to pin RTP _{TRG0} 1 1 : Both falling and rising edges of input signal to pin RTP _{TRG0}	0	RW	

Note: Invalid in pulse mode 0.

APPENDIX

Appendix 2. Control registers

Three-phase output data register 1 (Address A9₁₆)

■ Three-phase waveform mode

Three-phase output data register 1 (Address A9₁₆)

b7	b6	b5	b4	b3	b2	b1	b0
X	X			X			

Bit	Bit name	Function	At reset	R/W	Reference 10-11
0	W-phase fixed output's polarity set bit (Note 1)	0 : "H" output fixed 1 : "L" output fixed	0	RW	
1	V-phase fixed output's polarity set bit (Note 2)	0 : "H" output fixed 1 : "L" output fixed	0	RW	
2	U-phase fixed output's polarity set bit (Note 3)	0 : "H" output fixed 1 : "L" output fixed	0	RW	
3	Invalid in the three-phase waveform mode.		0	RW	
4	V-phase output polarity set buffer (in three-phase mode 0)	0 : "H" output 1 : "L" output	0	RW	
	Interrupt request interval set bit (in three-phase mode 1)	0 : Every second time 1 : Every forth time			
5	U-phase output polarity set buffer (in three-phase mode 0)	0 : "H" output 1 : "L" output	0	RW	
	Interrupt validity output select bit (in three-phase mode 1)	0 : An interrupt request occurs at each even-numbered underflow of timer A3 1 : An interrupt request occurs at each odd-numbered underflow of timer A3			
7, 6	Invalid in the three-phase waveform mode.		0	RW	

X: It may be either "0" or "1."

- Notes** 1: Valid when the W-phase output fix bit (bit 0 at address A8₁₆) = "1." Be sure not to change the value during output of a fixed value.
 2: Valid when the V-phase output fix bit (bit 1 at address A8₁₆) = "1." Be sure not to change the value during output of a fixed value.
 3: Valid when the U-phase output fix bit (bit 2 at address A8₁₆) = "1." Be sure not to change the value during output of a fixed value.

■ Pulse output port mode

Three-phase output data register 1 (Address A9₁₆)

b7	b6	b5	b4	b3	b2	b1	b0
X	X						

Bit	Bit name	Function	At reset	R/W	Reference
0	Pulse width modulation enable bit 0	0 : No pulse width modulation by timer A1 1 : Pulse width modulation by timer A1	0	RW	9-7
1	Pulse width modulation enable bit 1	0 : No pulse width modulation by timer A2 1 : Pulse width modulation by timer A2	0	RW	
2	Pulse width modulation enable bit 2	0 : No pulse width modulation by timer A4 1 : Pulse width modulation by timer A4	0	RW	
3	Pulse output polarity select bit	0 : Positive 1 : Negative	0	RW	
4	RTP1 ₀ pulse output data bit (Valid in pulse mode 0) (Note)	0 : “L” level output 1 : “H” level output	0	RW	
5	RTP1 ₁ pulse output data bit (Valid in pulse mode 0) (Note)		0	RW	
6	Invalid in pulse output port mode.		0	RW	
7			0	RW	

X: It may be either "0" or "1."

Note: Invalid in pulse mode 1.

Position-data-retain function control register (Address AA₁₆)

b7	b6	b5	b4	b3	b2	b1	b0

Bit	Bit name	Function	At reset	R/W	Reference
0	W-phase position data retain bit	Input level at pin IDW is read out. 0 : "L" level 1 : "H" level	0	RO	10-12
1	V-phase position data retain bit	Input level at pin IDV is read out. 0 : "L" level 1 : "H" level	0	RO	
2	U-phase position data retain bit	Input level at pin IDU is read out. 0 : "L" level 1 : "H" level	0	RO	
3	Retain-trigger polarity select bit	0 : Falling edge of positive phase 1 : Rising edge of positive phase	0	RW	
7 to 4	Nothing is assigned.		Undefined	—	

Note: This register is valid only in the three-phase mode.

Serial I/O pin control register (Address AC₁₆)

b7	b6	b5	b4	b3	b2	b1	b0

Bit	Bit name	Function	At reset	R/W	Reference
0	$\overline{\text{CTS}}_0/\overline{\text{RTS}}_0$ separate select bit (Note)	0 : $\overline{\text{CTS}}_0/\overline{\text{RTS}}_0$ are used together. 1 : $\overline{\text{CTS}}_0/\overline{\text{RTS}}_0$ are separated.	0	RW	11-17
1	$\overline{\text{CTS}}_1/\overline{\text{RTS}}_1$ separate select bit (Note)	0 : $\overline{\text{CTS}}_1/\overline{\text{RTS}}_1$ are used together. 1 : $\overline{\text{CTS}}_1/\overline{\text{RTS}}_1$ are separated.	0	RW	
2	TxD ₀ /P1 ₃ switch bit	0 : Functions as TxD ₀ . 1 : Functions as P1 ₃ .	0	RW	
3	TxD ₁ /P1 ₇ switch bit	0 : Functions as TxD ₁ . 1 : Functions as P1 ₇ .	0	RW	
7 to 4	The value is "0000" at reading.		0	—	

Note: Valid when the $\overline{\text{CTS}}/\overline{\text{RTS}}$ enable bit (bit 4 at addresses 34₁₆ and 3C₁₆) is "0."

APPENDIX

Appendix 2. Control registers

Port P2 pin function control register (Address AE₁₆)

b7	b6	b5	b4	b3	b2	b1	b0
0							

Bit	Bit name	Function	At reset	R/W	Reference
0	Pin TB0 _{IN} select bit	0 : Allocate pin TB0 _{IN} to P5 ₅ . 1 : Allocate pin TB0 _{IN} to P2 ₄ .	0	RW	6-18 8-6 9-9
1	Pin TB1 _{IN} select bit	0 : Allocate pin TB1 _{IN} to P5 ₆ . 1 : Allocate pin TB1 _{IN} to P2 ₅ .	0	RW	
2	Pin TB2 _{IN} select bit	0 : Allocate pin TB2 _{IN} to P5 ₇ . 1 : Allocate pin TB2 _{IN} to P2 ₆ .	0	RW	
3	Pin INT ₃ /RTP _{TRG0} select bit (Note)	0: Allocate pin INT ₃ /RTP _{TRG0} to P7 ₄ . 1: Allocate pin INT ₃ /RTP _{TRG0} to P2 ₇ .	0	RW	
6 to 4	Nothing is assigned.		Undefined	—	
7	Fix this bit to "0."		0	RW	

Note: When allocating pin INT₃/RTP_{TRG0} to P7₄, be sure the D-A₁ output enable bit (bit 1 at address 96₁₆) = "0" (output disabled).

Clock control register 0 (Address BC₁₆)

b7	b6	b5	b4	b3	b2	b1	b0
			1				1

Bit	Bit name	Function	At reset	R/W	Reference 4-6 4-7
0	Fix this bit to “1.”		1	RW	
1	PLL circuit operation enable bit (Note 1)	0 : PLL frequency multiplier is inactive, and pin V _{CONT} is invalid. (Floating) 1 : PLL frequency multiplier is active, and pin V _{CONT} is valid.	1	RW	
2	PLL multiplication ratio select bits (Note 2)	b3 b2 0 0 : Do not select. 0 1 : X 2 1 0 : X 3 1 1 : X 4	1	RW	
3			0	RW	
4	Fix this bit to “1.”		1	RW	
5	System clock select bit (Note 3)	0 : f _{XIN} 1 : f _{PLL}	0	RW	
6	Peripheral device's clock select bit 0	See Table 4.2.2.	0	RW	
7	Peripheral device's clock select bit 1		0	RW	

Notes 1: Clear this bit to "0" if the PLL frequency multiplier needs not to be active.

In the stop and flash memory parallel I/O modes, the PLL frequency multiplier is inactive and pin V_{CONT} is invalid regardless of the contents of this bit.

2: Rewriting of these bits must be performed simultaneously with clearance of the system clock select bit (bit 5) to "0."

Then, set bit 5 to "1" 2 ms after the rewriting of these bits. (After reset, these bits are allowed to be changed only once.)

3: Clearance of the PLL circuit operation enable bit (bit 1) to "0" clears the system clock select bit to "0." Also, while the PLL circuit operation enable bit = "0," nothing can be written to the system clock select bit. (Fixed to be "0.")


Before setting of the system clock select bit to "1" after reset, it is necessary to insert an interval of 2 ms after the stabilization of f(X_{IN}).

Appendix 2. Control registers

Timer A0₁ register (Addresses D1₁₆, D0₁₆)

Timer A1₁ register (Addresses D3₁₆, D2₁₆)

Timer A2₁ register (Addresses D5₁₆, D4₁₆)




Bit	Function	At reset	R/W	Reference
15 to 0	Any value in the range from 0000 ₁₆ to FFFF ₁₆ can be set. Assuming that the set value = n, the "H" level width of the one-shot pulse is expressed as follows: n/fi.	Undefined	WO	10-13

fi: Frequency of a count source

Notes 1: Use the **MOV** or **STA (STAD)** instruction for writing to this register. Additionally, make sure writing to this register must be performed in a unit of 16 bits.

2: This register is valid only in three-phase mode 1 of the three-phase waveform mode.


Comparator function select register 0 (Address DC₁₆)



Bit	Bit name	Function	At reset	R/W	Reference
0	AN ₀ pin comparator function select bit	0 : The comparator function is not selected. 1 : The comparator function is selected.	0	RW	12-9
1	AN ₁ pin comparator function select bit		0	RW	
2	AN ₂ pin comparator function select bit		0	RW	
3	AN ₃ pin comparator function select bit		0	RW	
4	AN ₄ pin comparator function select bit		0	RW	
7 to 5	Fix these bits to “000.”		0	RW	

Note: Writing to comparator function select register 0 must be performed while the A-D converter halts.

Comparator result register 0 (Address DE₁₆)





Bit	Bit name	Function	At reset	R/W	Reference
0	AN ₀ pin comparator result bit	0 : The set value > The input level at pin AN _i 1 : The set value < The input level at pin AN _i	0	RW	12-9
1	AN ₁ pin comparator result bit		0	RW	
2	AN ₂ pin comparator result bit		0	RW	
3	AN ₃ pin comparator result bit		0	RW	
4	AN ₄ pin comparator result bit		0	RW	
7 to 5	Fix these bits to “000.”		0	RW	

Note: Writing to comparator result register 0 must be performed while the A-D converter halts.

APPENDIX

Appendix 3. Package outline

Appendix 3. Package outline



Appendix 4. Examples of handling unused pins

Appendix 4. Examples of handling unused pins

When unusing an I/O pin, some handling is necessary for this pin. Examples of handling unused pins are described below.

The following are just examples. In actual use, the user shall modify them according to the user's application and properly evaluate their performance.

Table 1 Example of handling unused pins

Pin name	Handling example
P1, P2, P5 to P7	Set these pins to the input mode and connect each pin to Vcc or Vss via a resistor; or set these pins to the output mode and leave them open (Note 1).
P6OUT _{CUT} /INT ₄	Connect this pin to Vcc via a resistor. Select a falling edge for pin INT ₄ .
X _{OUT} (Note 2), V _{CONT} (Note 3)	Leave these pins open.
AV _{CC}	Connect this pin to Vcc.
AV _{SS} , V _{REF}	Connect these pins to Vss.

- Notes 1:** When leaving these pins open after they have been set to the output mode, note the following: these port pins are placed in the input mode from reset until they are switched to the output mode by software. Therefore, voltage levels of these pins are undefined and the power source current may increase while these port pins are placed in the input mode. Software reliability can be enhanced by setting the contents of the above ports' direction registers periodically. This is because these contents may be changed by noise, a program runaway which occurs owing to noise, etc.
- For unused pins, use the shortest possible wiring (within 20 mm from the microcomputer's pins).
- 2:** This applies when a clock externally generated is input to pin X_{IN}.
- 3:** Be sure that the PLL circuit operation enable bit (bit 1 at address BC₁₆) = "0."




Fig. 1 Example of handling unused pins

APPENDIX

Appendix 5. Hexadecimal instruction code table

Appendix 5. Hexadecimal instruction code table

INSTRUCTION CODE TABLE 0

D3-D0 Hexadecimal notation D7-D4		0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0000	0	BRK IMP	Table 1	LDX DIR	ASL A	SEC IMP	SEI IMP		LDX ABS	LDAB A,(DIR),Y	LDAB A,L(DIR),Y	LDAB A,DIR	LDAB A,DIR,X	LDAB A,ABL	LDAB A,ABL,X	LDAB A,ABS	LDAB A,ABS,X
0001	1	BPL REL	Table 2	LDY DIR	ROL A	CLC IMP	CLI IMP	LDA A,IMM	LDY ABS	LDA A,(DIR),Y	LDA A,L(DIR),Y	LDA A,DIR	LDA A,DIR,X	LDA A,ABL	LDA A,ABL,X	LDA A,ABS	LDA A,ABS,X
0010	2	BRA REL	Table 3	CPX DIR	ANDB A,IMM	NEG A	SEM IMP	ADD A,IMM	LDXB IMM	LDAB A,IMM	ADDB A,IMM	ADD A,DIR	ADD A,DIR,X	LDAD E,IMM	ADDD E,IMM	ADD A,ABS	ADD A,ABS,X
0011	3	BMI REL	Table 4	CPY DIR	EORB A,IMM	EXTZ A	EXTS A	SUB A,IMM	LDYB IMM	CMPB A,IMM	SUBB A,IMM	SUB A,DIR	SUB A,DIR,X	CMPD E,IMM	SUBD E,IMM	SUB A,ABS	SUB A,ABS,X
0100	4	BGTU REL	Table 5	BBSB DIR,b,REL	LSR A	CLRB A	CLM IMP	CMP A,IMM	BBSB ABS,b,REL	MOVMB DIR/DIR		CMP A,DIR	CMP A,DIR,X	MOVMB DIR/ABS	MOVMB DIR/ABS,X	CMP A,ABS	CMP A,ABS,X
0101	5	BVC REL	Table 6	BBCB DIR,b,REL	ROR A	CLR A	XAB IMP	ORA A,IMM	BBCB ABS,b,REL	MOVMB DIR/DIR		ORA A,DIR	ORA A,DIR,X	MOVMB DIR/ABS	MOVMB DIR/ABS,X	ORA A,ABS	ORA A,ABS,X
0110	6	BLEU REL	Table 7	CBEQB DIR/IMM,REL	ORAB A,IMM	ASR A	CLV IMP	AND A,IMM	PUL STK	MOVMB ABS/DIR	MOVMB ABS/DIR,X	AND A,DIR	AND A,DIR,X	MOVMB ABS/ABS		AND A,ABS	AND A,ABS,X
0111	7	BVS REL	Table 8	CBNEB DIR/IMM,REL		NOP IMP		EOR A,IMM	PUL STK /RTLD n STK	MOVMB ABS/DIR	MOVMB ABS/DIR,X	EOR A,DIR	EOR A,DIR,X	MOVMB ABS/ABS		EOR A,ABS	EOR A,ABS,X
1000	8	BGT REL	Table 9	INC DIR	PHD STK	RTS IMP	PHA STK	MOVMB DIR/IMM	INC ABS	LDAD E,(DIR),Y	LDAD E,L(DIR),Y	LDAD E,DIR	LDAD E,DIR,X	LDAD E,ABL	LDAD E,ABL,X	LDAD E,ABS	LDAD E,ABS,X
1001	9	BCC REL	Table 10	DEC DIR	PLD STK	RTL IMP	PLA STK	MOVMB ABS/IMM	DEC ABS	CLP IMM	SEP IMM	ADDD E,DIR	ADDD E,DIR,X	JMP ABS	JSR ABS	ADDD E,ABS	ADDD E,ABS,X
1010	A	BLE REL	Table 11	CBEQB A/IMM,REL	INC A	TXA IMP	PHP STK	CBEQ A/IMM,REL	BRAL REL	PSH STK	MOVMB DIR/IMM	SUBD E,DIR	SUBD E,DIR,X	JMPL ABL	JSRL ABL	SUBD E,ABS	SUBD E,ABS,X
1011	B	BCS REL	Table 12	CBNEB A/IMM,REL	DEC A	TYA IMP	PLP STK	CBNE A/IMM,REL		LD n /PHD n STK/IMM	MOVMB ABS/IMM	CMPD E,DIR	CMPD E,DIR,X	JMP (ABS,X)	JSR (ABS,X)	CMPD E,ABS	CMPD E,ABS,X
1100	C	BGE REL	Table 13	CLRMB DIR	INX IMP	TAX IMP	PHX STK	LDX IMM	CLRMB ABS	STAB A,(DIR),Y	STAB A,L(DIR),Y	STAB A,DIR	STAB A,DIR,X	STAB A,ABL	STAB A,ABL,X	STAB A,ABS	STAB A,ABS,X
1101	D	BNE REL	Table 14	CLRM DIR	INY IMP	TAY IMP	PLX STK	LDY IMM	CLRM ABS	STA A,(DIR),Y	STA A,L(DIR),Y	STA A,DIR	STA A,DIR,X	STA A,ABL	STA A,ABL,X	STA A,ABS	STA A,ABS,X
1110	E	BLT REL	ABS A	STX DIR	DEX IMP	CLR IMP	PHY STK	CPX IMM	STX ABS	STAD E,(DIR),Y	STAD E,L(DIR),Y	STAD E,DIR	STAD E,DIR,X	STAD E,ABL	STAD E,ABL,X	STAD E,ABS	STAD E,ABS,X
1111	F	BEQ REL	RTI IMP	STY DIR	DEY IMP	CLRY IMP	PLY STK	CPY IMM	STY ABS	←				BSR REL			→

Note: Tables 1 through 14 specifies the contents of the INSTRUCTION CODE TABLE 1 through 14.
About the second word's codes, refer to the INSTRUCTION CODE TABLE 1 through 14.

Appendix 5. Hexadecimal instruction code table

INSTRUCTION CODE TABLE 1 (The first word's code of each instruction is 0116)

D3-D0 Hexadecimal notation	D7-D4	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0000	0																
0001	1																
0010	2																
0011	3																
0100	4																
0101	5																
0110	6																
0111	7																
1000	8																
1001	9																
1010	A																
1011	B																
1100	C																
1101	D																
1110	E																
1111	F																

INSTRUCTION CODE TABLE 2 (The first word's code of each instruction is 1116)

D3-D0 Hexadecimal notation	D7-D4	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0000	0	LDAB A,(DIR)	LDAB A,(DIR,X)	LDAB A,L(DIR)	LDAB A,SR	LDAB A,(SR),Y		LDAB A,ABS,Y									
0001	1	LDA A,(DIR)	LDA A,(DIR,X)	LDA A,L(DIR)	LDA A,SR	LDA A,(SR),Y		LDA A,ABS,Y									
0010	2	ADD A,(DIR)	ADD A,(DIR,X)	ADD A,L(DIR)	ADD A,SR	ADD A,(SR),Y		ADD A,ABS,Y		ADD A,(DIR),Y	ADD A,L(DIR),Y			ADD A,ABL	ADD A,ABL,X		
0011	3	SUB A,(DIR)	SUB A,(DIR,X)	SUB A,L(DIR)	SUB A,SR	SUB A,(SR),Y		SUB A,ABS,Y		SUB A,(DIR),Y	SUB A,L(DIR),Y			SUB A,ABL	SUB A,ABL,X		
0100	4	CMP A,(DIR)	CMP A,(DIR,X)	CMP A,L(DIR)	CMP A,SR	CMP A,(SR),Y		CMP A,ABS,Y		CMP A,(DIR),Y	CMP A,L(DIR),Y			CMP A,ABL	CMP A,ABL,X		
0101	5	ORA A,(DIR)	ORA A,(DIR,X)	ORA A,L(DIR)	ORA A,SR	ORA A,(SR),Y		ORA A,ABS,Y		ORA A,(DIR),Y	ORA A,L(DIR),Y			ORA A,ABL	ORA A,ABL,X		
0110	6	AND A,(DIR)	AND A,(DIR,X)	AND A,L(DIR)	AND A,SR	AND A,(SR),Y		AND A,ABS,Y		AND A,(DIR),Y	AND A,L(DIR),Y			AND A,ABL	AND A,ABL,X		
0111	7	EOR A,(DIR)	EOR A,(DIR,X)	EOR A,L(DIR)	EOR A,SR	EOR A,(SR),Y		EOR A,ABS,Y		EOR A,(DIR),Y	EOR A,L(DIR),Y			EOR A,ABL	EOR A,ABL,X		
1000	8	LDAD E,(DIR)	LDAD E,(DIR,X)	LDAD E,L(DIR)	LDAD E,SR	LDAD E,(SR),Y		LDAD E,ABS,Y									
1001	9	ADDD E,(DIR)	ADDD E,(DIR,X)	ADDD E,L(DIR)	ADDD E,SR	ADDD E,(SR),Y		ADDD E,ABS,Y		ADDD E,(DIR),Y	ADDD E,L(DIR),Y			ADDD E,ABL	ADDD E,ABL,X		
1010	A	SUBD E,(DIR)	SUBD E,(DIR,X)	SUBD E,L(DIR)	SUBD E,SR	SUBD E,(SR),Y		SUBD E,ABS,Y		SUBD E,(DIR),Y	SUBD E,L(DIR),Y			SUBD E,ABL	SUBD E,ABL,X		
1011	B	CMPD E,(DIR)	CMPD E,(DIR,X)	CMPD E,L(DIR)	CMPD E,SR	CMPD E,(SR),Y		CMPD E,ABS,Y		CMPD E,(DIR),Y	CMPD E,L(DIR),Y			CMPD E,ABL	CMPD E,ABL,X		
1100	C	STAB A,(DIR)	STAB A,(DIR,X)	STAB A,L(DIR)	STAB A,SR	STAB A,(SR),Y		STAB A,ABS,Y									
1101	D	STA A,(DIR)	STA A,(DIR,X)	STA A,L(DIR)	STA A,SR	STA A,(SR),Y		STA A,ABS,Y									
1110	E	STAD E,(DIR)	STAD E,(DIR,X)	STAD E,L(DIR)	STAD E,SR	STAD E,(SR),Y		STAD E,ABS,Y									
1111	F																

APPENDIX

Appendix 5. Hexadecimal instruction code table

INSTRUCTION CODE TABLE 3 (The first word's code of each instruction is 2116)

D7-D4 Hexadecimal notation	D3-D0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0000	0											ASL DIR	ASL DIR,X			ASL ABS	ASL ABS,X
0001	1											ROL DIR	ROL DIR,X			ROL ABS	ROL ABS,X
0010	2											LSR DIR	LSR DIR,X			LSR ABS	LSR ABS,X
0011	3											ROR DIR	ROR DIR,X			ROR ABS	ROR ABS,X
0100	4											ASR DIR	ASR DIR,X			ASR ABS	ASR ABS,X
0101	5																
0110	6																
0111	7																
1000	8	ADC A,(DIR)	ADC A,(DIR,X)	ADC A,L(DIR)	ADC A,SR	ADC A,(SR),Y		ADC A,ABS,Y		ADC A,(DIR),Y	ADC A,L(DIR),Y	ADC A,DIR	ADC A,DIR,X	ADC A,ABL	ADC A,ABL,X	ADC A,ABS	ADC A,ABS,X
1001	9	ADCD E,(DIR)	ADCD E,(DIR,X)	ADCD E,L(DIR)	ADCD E,SR	ADCD E,(SR),Y		ADCD E,ABS,Y		ADCD E,(DIR),Y	ADCD E,L(DIR),Y	ADCD E,DIR	ADCD E,DIR,X	ADCD E,ABL	ADCD E,ABL,X	ADCD E,ABS	ADCD E,ABS,X
1010	A	SBC A,(DIR)	SBC A,(DIR,X)	SBC A,L(DIR)	SBC A,SR	SBC A,(SR),Y		SBC A,ABS,Y		SBC A,(DIR),Y	SBC A,L(DIR),Y	SBC A,DIR	SBC A,DIR,X	SBC A,ABL	SBC A,ABL,X	SBC A,ABS	SBC A,ABS,X
1011	B	SBCD E,(DIR)	SBCD E,(DIR,X)	SBCD E,L(DIR)	SBCD E,SR	SBCD E,(SR),Y		SBCD E,ABS,Y		SBCD E,(DIR),Y	SBCD E,L(DIR),Y	SBCD E,DIR	SBCD E,DIR,X	SBCD E,ABL	SBCD E,ABL,X	SBCD E,ABS	SBCD E,ABS,X
1100	C	MPY (DIR)	MPY (DIR,X)	MPY L(DIR)	MPY SR	MPY (SR),Y		MPY ABS,Y		MPY (DIR),Y	MPY L(DIR),Y	MPY DIR	MPY DIR,X	MPY ABL	MPY ABL,X	MPY ABS	MPY ABS,X
1101	D	MPYS (DIR)	MPYS (DIR,X)	MPYS L(DIR)	MPYS SR	MPYS (SR),Y		MPYS ABS,Y		MPYS (DIR),Y	MPYS L(DIR),Y	MPYS DIR	MPYS DIR,X	MPYS ABL	MPYS ABL,X	MPYS ABS	MPYS ABS,X
1110	E	DIV (DIR)	DIV (DIR,X)	DIV L(DIR)	DIV SR	DIV (SR),Y		DIV ABS,Y		DIV (DIR),Y	DIV L(DIR),Y	DIV DIR	DIV DIR,X	DIV ABL	DIV ABL,X	DIV ABS	DIV ABS,X
1111	F	DIVS (DIR)	DIVS (DIR,X)	DIVS L(DIR)	DIVS SR	DIVS (SR),Y		DIVS ABS,Y		DIVS (DIR),Y	DIVS L(DIR),Y	DIVS DIR	DIVS DIR,X	DIVS ABL	DIVS ABL,X	DIVS ABS	DIVS ABS,X

INSTRUCTION CODE TABLE 4 (The first word's code of each instruction is 3116)

D7-D4 Hexadecimal notation	D3-D0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0000	0			TAD,0 IMP					RLA A			ADDS IMM	SUBS IMM				
0001	1	WIT IMP		TAD,1 IMP								ADCB A,IMM	SBCB A,IMM	ADCD E,IMM	SBCD E,IMM		
0010	2			TAD,2 IMP								MVP BLK	MVN BLK				
0011	3	STP IMP		TAD,3 IMP								MOVMB DIR,X/IMM	MOVMB ABS,X/IMM				
0100	4	PHT STK		TDA,0 IMP					MOVMB DIR,X/IMM			LDT IMM	PEI STK	PEA STK	PER STK		
0101	5	PLT STK		TDA,1 IMP					MOVMB ABS,X/IMM					RMPA Multiplied accumulation	JMP (ABS)	JMPL L(ABS)	
0110	6	PHG STK		TDA,2 IMP													
0111	7	TSD IMP		TDA,3 IMP	TDS IMP												
1000	8	NEGD E		TAS IMP					ADC A,IMM								
1001	9	ABSD E		TSA IMP													
1010	A	EXTZD E							SBC A,IMM								
1011	B	EXTSD E															
1100	C			TXY IMP					MPY IMM								
1101	D			TYX IMP					MPYS IMM								
1110	E			TXS IMP					DIV IMM								
1111	F			TSX IMP					DIVS IMM								

Appendix 5. Hexadecimal instruction code table

INSTRUCTION CODE TABLE 5 (The first word's code of each instruction is 4116)

D7-D4 Hexadecimal notation	D3-D0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0000	0						LDX DIR,Y	LDX ABS,Y									
0001	1												LDY DIR,X				LDY ABS,X
0010	2															CPX ABS	
0011	3															CPY ABS	
0100	4											BBS DIR,b,REL				BBS ABS,b,REL	
0101	5											BBC DIR,b,REL				BBC ABS,b,REL	
0110	6											CBEQ DIR/IMM,REL					
0111	7											CBNE DIR/IMM,REL					
1000	8												INC DIR,X				INC ABS,X
1001	9												DEC DIR,X				DEC ABS,X
1010	A																
1011	B																
1100	C																
1101	D																
1110	E						STX DIR,Y										
1111	F												STY DIR,X				

INSTRUCTION CODE TABLE 6 (The first word's code of each instruction is 5116)

D7-D4 Hexadecimal notation	D3-D0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0000	0			ADDMB DIR/IMM	ADDM DIR/IMM			ADDMB ABS/IMM	ADDM ABS/IMM								
0001	1			SUBMB DIR/IMM	SUBM DIR/IMM			SUBMB ABS/IMM	SUBM ABS/IMM								
0010	2			CMPMB DIR/IMM	CMPM DIR/IMM			CMPMB ABS/IMM	CMPM ABS/IMM								
0011	3			ORAMB DIR/IMM	ORAM DIR/IMM			ORAMB ABS/IMM	ORAM ABS/IMM								
0100	4																
0101	5																
0110	6			ANDMB DIR/IMM	ANDM DIR/IMM			ANDMB ABS/IMM	ANDM ABS/IMM								
0111	7			EORMB DIR/IMM	EORM DIR/IMM			EORMB ABS/IMM	EORM ABS/IMM								
1000	8				ADDMD DIR/IMM				ADDMD ABS/IMM								
1001	9				SUBMD DIR/IMM				SUBMD ABS/IMM								
1010	A				CMPMD DIR/IMM				CMPMD ABS/IMM								
1011	B				ORAMD DIR/IMM				ORAMD ABS/IMM								
1100	C																
1101	D																
1110	E				ANDMD DIR/IMM				ANDMD ABS/IMM								
1111	F				EORMD DIR/IMM				EORMD ABS/IMM								

APPENDIX

Appendix 5. Hexadecimal instruction code table

INSTRUCTION CODE TABLE 7 (The first word's code of each instruction is 6116)

D7-D4	D3-D0 Hexadecimal notation	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0000	0	MOV RB DIR/IMM															➔
0001	1	MOV R DIR/IMM															➔
0010	2	MOV RB ABS/IMM															➔
0011	3	MOV R ABS/IMM															➔
0100	4	MOV RB DIR/DIR															➔
0101	5	MOV R DIR/DIR															➔
0110	6	MOV RB ABS/DIR															➔
0111	7	MOV R ABS/DIR															➔
1000	8	MOV RB DIR/ABS															➔
1001	9	MOV R DIR/ABS															➔
1010	A	MOV RB ABS/ABS															➔
1011	B	MOV R ABS/ABS															➔
1100	C																
1101	D																
1110	E																
1111	F																

INSTRUCTION CODE TABLE 8 (The first word's code of each instruction is 7116)

D7-D4	D3-D0 Hexadecimal notation	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0000	0	MOV RB DIR/ABS,X															➔
0001	1	MOV R DIR/ABS,X															➔
0010	2																
0011	3																
0100	4																
0101	5																
0110	6	MOV RB ABS/DIR,X															➔
0111	7	MOV R ABS/DIR,X															➔
1000	8	BSS DIR,b,REL															
1001	9																
1010	A	BSC DIR,b,REL															
1011	B																
1100	C	BSS ABS,b,REL															
1101	D																
1110	E	BSC ABS,b,REL															
1111	F																

Appendix 5. Hexadecimal instruction code table

INSTRUCTION CODE TABLE 9 (The first word's code of each instruction is 8116)

D7-D4 Hexadecimal notation	D3-D0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0000	0				ASL B					LDAB B,(DIR),Y	LDAB B,L(DIR),Y	LDAB B,DIR	LDAB B,DIR,X	LDAB B,ABL	LDAB B,ABL,X	LDAB B,ABS	LDAB B,ABS,X
0001	1				ROL B			LDA B,IMM		LDA B,(DIR),Y	LDA B,L(DIR),Y	LDA B,DIR	LDA B,DIR,X	LDA B,ABL	LDA B,ABL,X	LDA B,ABS	LDA B,ABS,X
0010	2				ANDB B,IMM	NEG B		ADD B,IMM		LDAB B,IMM	ADDB B,IMM	ADD B,DIR	ADD B,DIR,X			ADD B,ABS	ADD B,ABS,X
0011	3				EORB B,IMM	EXTZ B	EXTS B	SUB B,IMM		CMPB B,IMM	SUBB B,IMM	SUB B,DIR	SUB B,DIR,X			SUB B,ABS	SUB B,ABS,X
0100	4				LSR B	CLRB B		CMP B,IMM				CMP B,DIR	CMP B,DIR,X			CMP B,ABS	CMP B,ABS,X
0101	5				ROR B	CLR B		ORA B,IMM				ORA B,DIR	ORA B,DIR,X			ORA B,ABS	ORA B,ABS,X
0110	6				ORAB B,IMM	ASR B		AND B,IMM				AND B,DIR	AND B,DIR,X			AND B,ABS	AND B,ABS,X
0111	7							EOR B,IMM				EOR B,DIR	EOR B,DIR,X			EOR B,ABS	EOR B,ABS,X
1000	8						PHB STK										
1001	9						PLB STK										
1010	A			CBEQB B/IMM,REL	INC B	TXB IMP		CBEQ B/IMM,REL									
1011	B			CBNEB B/IMM,REL	DEC B	TYB IMP		CBNE B/IMM,REL									
1100	C					TBX IMP				STAB B,(DIR),Y	STAB B,L(DIR),Y	STAB B,DIR	STAB B,DIR,X	STAB B,ABL	STAB B,ABL,X	STAB B,ABS	STAB B,ABS,X
1101	D					TBY IMP				STA B,(DIR),Y	STA B,L(DIR),Y	STA B,DIR	STA B,DIR,X	STA B,ABL	STA B,ABL,X	STA B,ABS	STA B,ABS,X
1110	E		ABS B														
1111	F																

INSTRUCTION CODE TABLE 10 (The first word's code of each instruction is 9116)

D7-D4 Hexadecimal notation	D3-D0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0000	0	LDAB B,(DIR)	LDAB B,(DIR,X)	LDAB B,L(DIR)	LDAB B,SR	LDAB B,(SR),Y		LDAB B,ABS,Y									
0001	1	LDA B,(DIR)	LDA B,(DIR,X)	LDA B,L(DIR)	LDA B,SR	LDA B,(SR),Y		LDA B,ABS,Y									
0010	2	ADD B,(DIR)	ADD B,(DIR,X)	ADD B,L(DIR)	ADD B,SR	ADD B,(SR),Y		ADD B,ABS,Y		ADD B,(DIR),Y	ADD B,L(DIR),Y			ADD B,ABL	ADD B,ABL,X		
0011	3	SUB B,(DIR)	SUB B,(DIR,X)	SUB B,L(DIR)	SUB B,SR	SUB B,(SR),Y		SUB B,ABS,Y		SUB B,(DIR),Y	SUB B,L(DIR),Y			SUB B,ABL	SUB B,ABL,X		
0100	4	CMP B,(DIR)	CMP B,(DIR,X)	CMP B,L(DIR)	CMP B,SR	CMP B,(SR),Y		CMP B,ABS,Y		CMP B,(DIR),Y	CMP B,L(DIR),Y			CMP B,ABL	CMP B,ABL,X		
0101	5	ORA B,(DIR)	ORA B,(DIR,X)	ORA B,L(DIR)	ORA B,SR	ORA B,(SR),Y		ORA B,ABS,Y		ORA B,(DIR),Y	ORA B,L(DIR),Y			ORA B,ABL	ORA B,ABL,X		
0110	6	AND B,(DIR)	AND B,(DIR,X)	AND B,L(DIR)	AND B,SR	AND B,(SR),Y		AND B,ABS,Y		AND B,(DIR),Y	AND B,L(DIR),Y			AND B,ABL	AND B,ABL,X		
0111	7	EOR B,(DIR)	EOR B,(DIR,X)	EOR B,L(DIR)	EOR B,SR	EOR B,(SR),Y		EOR B,ABS,Y		EOR B,(DIR),Y	EOR B,L(DIR),Y			EOR B,ABL	EOR B,ABL,X		
1000	8																
1001	9																
1010	A																
1011	B																
1100	C	STAB B,(DIR)	STAB B,(DIR,X)	STAB B,L(DIR)	STAB B,SR	STAB B,(SR),Y		STAB B,ABS,Y									
1101	D	STA B,(DIR)	STA B,(DIR,X)	STA B,L(DIR)	STA B,SR	STA B,(SR),Y		STA B,ABS,Y									
1110	E																
1111	F																

APPENDIX

Appendix 5. Hexadecimal instruction code table

INSTRUCTION CODE TABLE 11 (The first word's code of each instruction is A116)

D7-D4 Hexadecimal notation	D3-D0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0000	0																
0001	1																
0010	2																
0011	3																
0100	4																
0101	5																
0110	6																
0111	7																
1000	8	ADC B,(DIR)	ADC B,(DIR,X)	ADC B,L(DIR)	ADC B,SR	ADC B,(SR),Y		ADC B,ABS,Y		ADC B,(DIR),Y	ADC B,L(DIR),Y	ADC B,DIR	ADC B,DIR,X	ADC B,ABL	ADC B,ABL,X	ADC B,ABS	ADC B,ABS,X
1001	9																
1010	A	SBC B,(DIR)	SBC B,(DIR,X)	SBC B,L(DIR)	SBC B,SR	SBC B,(SR),Y		SBC B,ABS,Y		SBC B,(DIR),Y	SBC B,L(DIR),Y	SBC B,DIR	SBC B,DIR,X	SBC B,ABL	SBC B,ABL,X	SBC B,ABS	SBC B,ABS,X
1011	B																
1100	C																
1101	D																
1110	E																
1111	F																

INSTRUCTION CODE TABLE 12 (The first word's code of each instruction is B116)

D7-D4 Hexadecimal notation	D3-D0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0000	0			TBD,0 IMP													
0001	1			TBD,1 IMP								ADCB B,IMM	SBCB B,IMM				
0010	2			TBD,2 IMP													
0011	3			TBD,3 IMP													
0100	4			TDB,0 IMP													
0101	5			TDB,1 IMP													
0110	6			TDB,2 IMP													
0111	7			TDB,3 IMP													
1000	8			TBS IMP					ADC B,IMM								
1001	9			TSB IMP													
1010	A								SBC B,IMM								
1011	B																
1100	C																
1101	D																
1110	E																
1111	F																

APPENDIX

Appendix 5. Hexadecimal instruction code table

INSTRUCTION CODE TABLE 13 (The first word's code of each instruction is C116)

D3-D0 Hexadecimal notation	D7-D4	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0000	0								LSR,#n A								
0001	1																
0010	2								ROR,#n A								
0011	3																
0100	4								ASL,#n A								
0101	5																
0110	6								ROL,#n A								
0111	7																
1000	8								ASR,#n A								
1001	9																
1010	A																
1011	B								DEBNE DIR/IMM,REL								
1100	C																
1101	D																
1110	E																
1111	F																

INSTRUCTION CODE TABLE 14 (The first word's code of each instruction is D116)

D3-D0 Hexadecimal notation	D7-D4	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0000	0								LSRD,#n E								
0001	1																
0010	2								RORD,#n E								
0011	3																
0100	4								ASLD,#n E								
0101	5																
0110	6																
0111	7								ROLD,#n E								
1000	8								ASRD,#n E								
1001	9																
1010	A																
1011	B																
1100	C																
1101	D																
1110	E								DEBNE ABS/IMM,REL								
1111	F																

APPENDIX

Appendix 6. Machine instructions

Appendix 6. Machine instructions

Note: For an instruction of which “Operation length (Bit)” = 16/8 is executed in the bit length described below.

- 16-bit length when $m = 0$ or $x = 0$.
- 8-bit length when $m = 1$ or $x = 1$.

For an instruction of which “Operation length (Bit)” = 8 or 32 is executed in 8-bit or 32-bit length regardless of the contents of flags m and x .

Appendix 6. Machine instructions

Symbol	Description	Symbol	Description
IMP	Implied addressing mode	E	Accumulator E
IMM	Immediate addressing mode	E _H	Accumulator E's high-order 16 bits (Accumulator B)
A	Accumulator addressing mode	E _L	Accumulator E's low-order 16 bits (Accumulator A)
DIR	Direct addressing mode	X	Index register X
DIR, X	Direct indexed X addressing mode	X _H	Index register X's high-order 8 bits
DIR, Y	Direct indexed Y addressing mode	X _L	Index register X's low-order 8 bits
(DIR)	Direct indirect addressing mode	Y	Index register Y
(DIR, X)	Direct indexed X indirect addressing mode	Y _H	Index register Y's high-order 8 bits
(DIR), Y	Direct indirect indexed Y addressing mode	Y _L	Index register Y's low-order 8 bits
L(DIR)	Direct indirect long addressing mode	S	Stack pointer
L(DIR), Y	Direct indirect long indexed Y addressing mode	REL	Relative address
ABS	Absolute addressing mode	PC	Program counter
ABS, X	Absolute indexed X addressing mode	PC _H	Program counter's high-order 8 bits
ABS, Y	Absolute indexed Y addressing mode	PC _L	Program counter's low-order 8 bits
ABL	Absolute long addressing mode	PG	Program bank register
ABL, X	Absolute long indexed X addressing mode	DT	Data back register
(ABS)	Absolute indirect addressing mode	DPR0	Direct page register 0
L(ABS)	Absolute indirect long addressing mode	DPR0 _H	Direct page register 0's high-order 8 bits
(ABS, X)	Absolute indexed X indirect addressing mode	DPR0 _L	Direct page register 0's low-order 8 bits
STK	Stack addressing mode	DPR _n	Direct page register n
REL	Relative addressing mode	DPR _{nH}	Direct page register n's high-order 8 bits
DIR, b, R	Direct bit relative addressing mode	DPR _{nL}	Direct page register n's low-order 8 bits
ABS, b, R	Absolute bit relative addressing mode	PS	Processor status register
SR	Stack pointer relative addressing mode	PS _H	Processor status register's high-order 8 bits
(SR), Y	Stack pointer relative indirect indexed Y addressing mode	PS _L	Processor status register's low-order 8 bits
BLK	Block transfer addressing mode	PS _L (bit n)	nth bit in processor status register
Multiplied accumulation	Multiplied accumulation addressing mode	M	Contents of memory
op	Instruction code (Op code)	M(S)	Contents of memory at address indicated by stack pointer
n	Number of cycles	M(bit n)	nth bit of memory
#	Number of bytes	M _n	n-bit memory's address or contents
C	Carry flag	IMM	Immediate value (8 bits or 16 bits)
Z	Zero flag	IMM _n	n-bit immediate value
I	Interrupt disable flag	IMM _H	16-bit immediate value's high-order 8 bits
D	Decimal operation mode flag	IMM _L	16-bit immediate value's low-order 8 bits
x	Index register length selection flag	AD _H	Value of 24-bit address's high-order 8 bits (A ₂₃ –A ₁₆)
m	Data length selection flag	AD _M	Value of 24-bit address's middle-order 8 bits (A ₁₅ –A ₈)
V	Overflow flag	AD _L	Value of 24-bit address's low-order 8 bits (A ₇ –A ₀)
N	Negative flag	EAR	Effective address (16 bits)
IPL	Processor interrupt priority level	EAR _H	Effective address's high-order 8 bits
+	Addition	EAR _L	Effective address's low-order 8 bits
–	Subtraction	imm	8-bit immediate value
X	Multiplication	imm _n	n-bit immediate value
÷	Division	dd	Displacement for DPR (8 bits or 16 bits)
^	Logical AND	i	Number of transfer bytes, rotation or repeated operations
∨	Logical OR	i ₁ , i ₂	Number of registers pushed or pulled
∇	Logical exclusive OR	source	Operand to specify transfer source
	Absolute value	dest	Operand to specify transfer destination
—	Negation		
→	Movement to the arrow direction		
←	Movement to the arrow direction		
↔	Exchange		
Acc	Accumulator		
Acc _H	Accumulator's high-order 8 bits		
Acc _L	Accumulator's low-order 8 bits		
A	Accumulator A		
A _H	Accumulator A's high-order 8 bits		
A _L	Accumulator A's low-order 8 bits		
B	Accumulator B		
B _H	Accumulator B's high-order 8 bits		
B _L	Accumulator B's low-order 8 bits		

APPENDIX

Appendix 6. Machine instructions

7900 Series Machine Instructions

Symbol	Function	Operation length (Bit)	Addressing Modes																							
			IMP		IMM		A		DIR		DIR, X		DIR, Y		(DIR)		(DIR, X)		(DIR), Y		L(DIR)		L(DIR), Y			
			op	n #	op	n #	op	n #	op	n #	op	n #	op	n #	op	n #	op	n #	op	n #	op	n #	op	n #	op	n #
ABS (Note 1)	$Acc \leftarrow Acc $	16/8					E1	3 1																		
							81	4 2																		
							E1																			
ABSD	$E \leftarrow E $	32					31	5 2																		
							90																			
ADC (Notes 1 and 2)	$Acc \leftarrow Acc + M + C$	16/8			31	3 3			21	5 3	21	6 3			21	7 3	21	8 3	21	8 3	21	9 3	21	10 3		
					87				8A		8B				80		81		88		82		89			
					B1	3 3			A1	7 3	A1	8 3			A1	9 3	A1	10 3	A1	10 3	A1	11 3	A1	12 3		
					87				8A		8B				80		81		88		82		89			
ADCB (Note 1)	$AccL \leftarrow AccL + IMM8 + C$	8			31	3 3																				
					1A																					
					B1	3 3																				
					1A																					
ADCD	$E \leftarrow E + M32 + C$	32			31	4 6			21	7 3	21	8 3			21	9 3	21	10 3	21	10 3	21	11 3	21	12 3		
					1C				9A		9B				90		91		98		92		99			
ADD (Notes 1 and 2)	$Acc \leftarrow Acc + M$	16/8			26	1 2			2A	3 2	2B	4 2			11	6 3	11	7 3	11	7 3	11	8 3	11	9 3		
					81	2 3			81	4 3	81	5 3			91	6 3	91	7 3	91	7 3	91	8 3	91	9 3		
					26				2A		2B				20		21		28		22		29			
ADDB (Note 1)	$AccL \leftarrow AccL + IMM8$	8			29	1 2																				
					81	2 3																				
					29																					
ADDD	$E \leftarrow E + M32$	32			2D	3 5			9A	6 2	9B	7 2			11	9 3	11	10 3	11	10 3	11	11 3	11	12 3		
															90		91		98		92		99			
ADDM (Note 3)	$M \leftarrow M + IMM$	16/8							51	7 4																
									03																	
ADDMB	$M8 \leftarrow M8 + IMM8$	8							51	7 4																
									02																	
ADDMD	$M32 \leftarrow M32 + IMM32$	32							51	10 7																
									83																	
ADDS	$S \leftarrow S + IMM8$	16			31	2 3																				
					0A																					
ADDX	$X \leftarrow X + IMM$ (IMM = 0 to 31)	16/8			01	2 2																				
ADDY (Note 4)	$Y \leftarrow Y + IMM$ (IMM = 0 to 31)	16/8			01	2 2																				
					20																					
					+																					
					imm																					

Appendix 6. Machine instructions

20-57

APPENDIX

Appendix 6. Machine instructions


Symbol	Function	Operation length (Bit)	Addressing Modes																																	
			IMP			IMM			A			DIR			DIR, X			DIR, Y			(DIR)			(DIR, X)			(DIR), Y			L(DIR)			L(DIR), Y			
			op	n	#	op	n	#	op	n	#	op	n	#	op	n	#	op	n	#	op	n	#	op	n	#	op	n	#	op	n	#	op	n	#	
AND (Notes 1 and 2)	Acc←Acc∧M	16/8				66	1	2				6A	3	2	6B	4	2				11	6	3	11	7	3	11	7	3	11	8	3	11	9	3	
						81	2	3				81	4	3	81	5	3				91	6	3	91	7	3	91	7	3	91	8	3	91	9	3	
						66						6A			6B						60			61			68			62			69			
ANDB (Note 1)	AccL←AccL∧IMM8	8				23	1	2																												
						81	2	3																												
						23																														
ANDM (Note 3)	M←M∧IMM	16/8										51	7	4																						
												63																								
ANDMB	M8←M8∧IMM8	8										51	7	4																						
												62																								
ANDMD	M32←M32∧IMM32	32										51	10	7																						
												E3																								
ASL (Note 1)	Arithmetic shift to the left by 1 bit m = 0 Acc or M16 C←[b15...b0]←0 m = 1 AccL or M8 C←[b7...b0]←0	16/8							03	1	1	21	7	3	21	8	3																			
												0A			0B																					
									81	2	2																									
									03																											
ASL #n (Note 4)	Arithmetic shift to the left by n bits (n = 0 to 15) m = 0 C←[b15...b0]←0 m = 1 C←[b7...b0]←0	16/8							C1	6	2																									
									40 +																											
									imm																											
									imm																											
ASLD #n (Note 4)	Arithmetic shift to the left by n bits (n = 0 to 31) C←[b31...b0]←0	32							D1	8	2																									
									40 +																											
									imm																											
									imm																											
ASR (Note 1)	Arithmetic shift to the right by 1 bit m = 0 Acc or M16 [b15...b0]→C m = 1 AccL or M8 [b7...b0]→C	16/8							64	1	1	21	7	3	21	8	3																			
												4A			4B																					
									81	2	2																									
									64																											
ASR #n (Note 4)	Arithmetic shift to the right by n bits (n = 0 to 15) m = 0 [b15...b0]→C m = 1 [b7...b0]→C	16/8							C1	6	2																									
									80 +																											
									imm																											

Appendix 6. Machine instructions

Addressing Modes																																Processor Status register												
ABS		ABS, X		ABS, Y		ABL		ABL, X		(ABS)		L(ABS)		(ABS, X)		STK		REL		DIR, b, R		ABS, b, R		SR		(SR), Y		BLK		MAA		10	9	8	7	6	5	4	3	2	1	0		
op	n	#	op	n	#	op	n	#	op	n	#	op	n	#	op	n	#	op	n	#	op	n	#	op	n	#	op	n	#	op	n	#	IPL	N	V	m	x	D	I	Z	C			
6E	3	3	6F	4	3	11 66	5	4	11 6C	5	5	11 6D	6	5										11 63	5	3	11 64	8	3				.	.	.	N	Z	.
81 6E	4	4	81 6F	5	4	91 66	5	4	91 6C	5	5	91 6D	6	5										91 63	5	3	91 64	8	3				.	.	.	N	Z	.
																																.	.	.	N	Z	.	
51 67	7	5																													.	.	.	N	Z	.		
51 66	7	5																												.	.	.	N	Z	.			
51 E7	10	8																											.	.	.	N	Z	.				
21 0E	7	4	21 0F	8	4																							.	.	.	N	Z	O					
																											.	.	.	N	Z	O						
																										.	.	.	N	Z	O							
21 4E	7	4	21 4F	8	4																					.	.	.	N	Z	O							
																									.	.	.	N	Z	O								

APPENDIX

Appendix 6. Machine instructions

Symbol	Function	Operation length (Bit)	Addressing Modes																							
			IMP		IMM		A		DIR		DIR, X		DIR, Y		(DIR)		(DIR, X)		(DIR), Y		L(DIR)		L(DIR), Y			
			op	n	#	op	n	#	op	n	#	op	n	#	op	n	#	op	n	#	op	n	#	op	n	#
ASRD #n (Note 4)	Arithmetic shift to the right by n bits (n = 0 to 31) 	32						D1	8	2																
BBC (Note 3)	if M(bit n) = 0 then PC ← PC + cnt + REL (−128 to +127) (cnt: Number of bytes of instruction)	16/8																								
BBCB	if M8(bit n) = 0 then PC ← PC + cnt + REL (−128 to +127) (cnt: Number of bytes of instruction)	8																								
BBS (Note 3)	if M(bit n) = 1 then PC ← PC + cnt + REL (−128 to +127) (cnt: Number of bytes of instruction)	16/8																								
BBSB	if M8(bit n) = 1 then PC ← PC + cnt + REL (−128 to +127) (cnt: Number of bytes of instruction)	8																								
BCC	if C = 0 then PC ← PC + 2 + REL (−128 to +127)	−																								
BCS	if C = 1 then PC ← PC + 2 + REL (−128 to +127)	−																								
BEQ	if Z = 1 then PC ← PC + 2 + REL (−128 to +127)	−																								
BGE	if N∇V = 0 then PC ← PC + 2 + REL (−128 to +127)	−																								
BGT	if Z = 0 and N∇V = 0 then PC ← PC + 2 + REL (−128 to +127)	−																								
BGTU	if C = 1 and Z = 0 then PC ← PC + 2 + REL (−128 to +127)	−																								
BLE	if Z = 1 or N∇V = 1 then PC ← PC + 2 + REL (−128 to +127)	−																								
BLEU	if C = 0 or Z = 1 then PC ← PC + 2 + REL (−128 to +127)	−																								
BLT	if N∇V = 1 then PC ← PC + 2 + REL (−128 to +127)	−																								

Addressing Modes																Processor Status register										
ABS	ABS, X	ABS, Y	ABL	ABL, X	(ABS)	L(ABS)	(ABS, X)	STK	REL	DIR, b, R	ABS, b, R	SR	(SR), Y	BLK	MAA	10	9	8	7	6	5	4	3	2	1	0
op	n	#	op	n	#	op	n	#	op	n	#	op	n	#	op	n	#	IPL	N	V	m	x	D	I	Z	C

APPENDIX

Appendix 6. Machine instructions

Symbol	Function	Operation length (Bit)	Addressing Modes																							
			IMP		IMM		A		DIR		DIR, X		DIR, Y		(DIR)		(DIR, X)		(DIR), Y		L(DIR)		L(DIR), Y			
			op	n #	op	n #	op	n #	op	n #	op	n #	op	n #	op	n #	op	n #	op	n #	op	n #	op	n #	op	n #
BMI	if N = 1 then PC←PC + 2 + REL (−128 to +127)	—																								
BNE	if Z = 0 then PC←PC + 2 + REL (−128 to +127)	—																								
BPL	if N = 0 then PC←PC + 2 + REL (−128 to +127)	—																								
BRA/BRAL (Note 5)	PC←PC + cnt + REL (BRA: −128 to +127, BRAL: −32768 to +32767) (cnt: Number of bytes of instruction) PG←PG + 1 (When carry occurs) PG←PG − 1 (When borrow occurs)	—																								
BRK (Note 6)	PC←PC + 2 M(S)←PG S←S − 1 M(S)←PC _H S←S − 1 M(S)←PC _L S←S − 1 M(S)←PS _H S←S − 1 M(S)←PS _L S←S − 1 I←1 PC _L ←AD _L PC _H ←AD _M PG←00 ₁₆ or FF ₁₆	—	00	15	2																					
BSC (Note 7)	if A(bit n) or M(bit n) = 0 (n = 0 to 15), then PC←PC + cnt + REL (−128 to +127) (cnt: Number of bytes of instruction)	16/8						01	7	3	71	11	4													
								A0			A0															
								+			+															
								n			n															
BSR	(S)←PC + 2 PC←PC + 2 + REL (−1024 to +1023)	—																								
BSS (Note 7)	if A(bit n) or M(bit n) = 1 (n = 0 to 15), then PC←PC + cnt + REL (−128 to +127) (cnt: Number of bytes of instruction)	16/8						01	7	3	71	11	4													
								80			80															
								+			+															
								n			n															
BVC	if V = 0 then PC←PC + 2 + REL (−128 to +127)	—																								
BVS	if V = 1 then PC←PC + 2 + REL (−128 to +127)	—																								

Addressing Modes																Processor Status register										
ABS	ABS, X	ABS, Y	ABL	ABL, X	(ABS)	L(ABS)	(ABS, X)	STK	REL	DIR, b, R	ABS, b, R	SR	(SR), Y	BLK	MAA	10	9	8	7	6	5	4	3	2	1	0
op n #	op n #	op n #	op n #	op n #	op n #	op n #	op n #	op n #	op n #	op n #	op n #	op n #	op n #	op n #	op n #	IPL	N	V	m	x	D	I	Z	C		
									30	6	2						•	•	•	•	•	•	•	•	•	•
									D0	6	2						•	•	•	•	•	•	•	•	•	•
									10	6	2						•	•	•	•	•	•	•	•	•	•
									20	5	2						•	•	•	•	•	•	•	•	•	•
									A7	5	3															
																	•	•	•	•	•	•	•	1	•	•
71	10	5															•	•	•	•	•	•	•	•	•	•
E																										
+																										
n																										
									F8	7	2						•	•	•	•	•	•	•	•	•	•
									I																	
									FF																	
71	10	5															•	•	•	•	•	•	•	•	•	•
C0																										
+																										
n																										
									50	6	2						•	•	•	•	•	•	•	•	•	•
									70	6	2						•	•	•	•	•	•	•	•	•	•

APPENDIX

Appendix 6. Machine instructions

Symbol	Function	Operation length (Bit)	Addressing Modes																							
			IMP		IMM		A		DIR		DIR, X		DIR, Y		(DIR)		(DIR, X)		(DIR), Y		L(DIR)		L(DIR), Y			
			op	n #	op	n #	op	n #	op	n #	op	n #	op	n #	op	n #	op	n #	op	n #	op	n #	op	n #	op	n #
CBEQ (Notes 1 and 3)	if Acc = IMM or M = IMM then PC←PC + cnt + REL(−128 to +127) (cnt: Number of bytes of instruction)	16/8							A6	6 3	41	9 5														
CBEQB (Note 1)	if AccL = IMM8 or M8 = IMM8 then PC←PC + cnt + REL (−128 to +127) (cnt: Number of bytes of instruction)	8							A2	6 3	62	8 4														
CBNE (Notes 1 and 3)	if Acc ≠ IMM or M ≠ IMM then PC←PC + cnt + REL (−128 to +127) (cnt: Number of bytes of instruction)	16/8							B6	6 3	41	9 5														
CBNEB (Note 1)	if AccL ≠ IMM8 or M8 ≠ IMM8 then PC←PC+cnt+REL(−128 to +127) (cnt: Number of bytes of instruction)	8							B2	6 3	72	8 4														
CLC	C←0	—	14	1 1																						
CLI	I←0	—	15	3 1																						
CLM	m←0	—	45	3 1																						
CLP	PSL(bit n)←0 (n = 0 to 7. Multiple bits can be specified.)	—			98	4 2																				
CLR (Note 1)	Acc←0	16/8							54	1 1																
CLRB (Note 1)	AccL←0016	8							44	1 1																
CLRM	M←0	16/8									D2	5 2														
CLRMB	M8←0016	8									C2	5 2														
CLR X	X←0	16/8	E4	1 1																						
CLRY	Y←0	16/8	F4	1 1																						

Appendix 6. Machine instructions

Addressing Modes																Processor Status register										
ABS	ABS, X	ABS, Y	ABL	ABL, X	(ABS)	L(ABS)	(ABS, X)	STK	REL	DIR, b, R	ABS, b, R	SR	(SR), Y	BLK	MAA	10	9	8	7	6	5	4	3	2	1	0
op n #	op n #	op n #	op n #	op n #	op n #	op n #	op n #	op n #	op n #	op n #	op n #	op n #	op n #	op n #	op n #	IPL	N	V	m	x	D	I	Z	C		
																	.	.	.	N	V	.	.	.	Z	C
																	.	.	.	N	V	.	.	.	Z	C
																	.	.	.	N	V	.	.	.	Z	C
																	.	.	.	N	V	.	.	.	Z	C
																	0	
																	0	.	.
																	0
																	0
																	.	.	.	Specified flag becomes "0."						
																	.	.	.	0	1	.
																	.	.	.	0	1	.
D7 5 3																
C7 5 3																
																	.	.	.	0	1	.
																	.	.	.	0	1	.
																	.	.	.	0	1	.

APPENDIX

Appendix 6. Machine instructions

Symbol	Function	Operation length (Bit)	Addressing Modes																							
			IMP		IMM		A		DIR		DIR, X		DIR, Y		(DIR)		(DIR, X)		(DIR), Y		L(DIR)		L(DIR), Y			
			op	n #	op	n #	op	n #	op	n #	op	n #	op	n #	op	n #	op	n #	op	n #	op	n #	op	n #	op	n #
CLV	V ← 0	—	65	1	1																					
CMP (Notes 1 and 2)	Acc ← M	16/8			46	1	2			4A	3	2	4B	4	2			11	6	3	11	7	3	11	7	3
					81	2	3			81	4	3	81	5	3			91	6	3	91	7	3	91	8	3
CMPB (Note 1)	AccL ← IMM8	8			38	1	2																			
					81	2	3			4A			4B					91	6	3	91	7	3	91	8	3
CMPD	E ← M32	32			3C	3	5			BA	6	2	BB	7	2			11	9	3	11	10	3	11	10	3
CMPM (Note 3)	M ← IMM	16/8								51	5	4														
CMPMB	M8 ← IMM8	8								51	5	4														
CMPMD	M32 ← IMM32	32								51	7	7														
CPX (Note 8)	X ← M	16/8			E6	1	2			22	3	2														
CPY (Note 8)	Y ← M	16/8			F6	1	2			32	3	2														
DEBNE (Note 4)	M ← M – IMM (IMM = 0 to 31) if M ≠ 0, then PC ← PC + cnt + REL (–128 to +127) (cnt: Number of bytes of instruction)	16/8								C1	12	4														
DEC (Note 1)	Acc ← Acc – 1 or M ← M – 1	16/8								B3	1	1	92	6	2	41	8	3								
										81	2	2														
DEX	X ← X – 1	16/8	E3	1	1																					
DEY	Y ← Y – 1	16/8	F3	1	1																					
DIV (Notes 2, 9, and 10)	A (quotient) ← (B, A) ÷ M B (remainder)	16/8			31	15	3			21	16	3	21	17	3			21	18	3	21	19	3	21	19	3
					E7					EA			EB					E0		E1		E8		E2		

Appendix 6. Machine instructions

20-67

Appendix 6. Machine instructions

Downloaded from Elcodis.com electronic components distributor

Appendix 6. Machine instructions

20-69

Appendix 6. Machine instructions

Downloaded from Elcodis.com electronic components distributor

Appendix 6. Machine instructions

[illegible]

APPENDIX

Appendix 6. Machine instructions

Symbol	Function	Operation length (Bit)	Addressing Modes													
			IMP		IMM		A		DIR		DIR, X		DIR, Y		(DIR)	
			op	n #	op	n #	op	n #	op	n #	op	n #	op	n #	op	n #
LDAD	E←M32	32			2C	3 5			8A	6 2	8B	7 2			11 9 80	3 11 81
LDD n (Notes 11 and 12)	DPRn←IMM16 (n = 0 to 3. Multiple DPRs can be specified.)	16			B8 13 20	4 2										
LDT	DT←IMM8	8			31 4 4A	3										
LDX (Note 8)	X←M	16/8			C6	1 2			02	3 2			41 5 05	3		
LDXB	X←IMM8 (Extension zero)	16			27	1 2										
LDY (Note 8)	Y←M	16/8			D6	1 2			12	3 2	41 5 1B	3				
LDYB	Y←IMM8 (Extension zero)	16			37	1 2										
LSR (Note 1)	Logical shift to the right by 1 bit m = 0 Acc or M16 0→[b15...b0]→C m = 1 Acc _L or M8 0→[b7...b0]→C	16/8					43	1 1	21 7 2A	3 21 8 2B	3					
LSR #n (Note 4)	Logical shift to the right by n bits (n = 0 to 15) m = 0 A 0→[b15...b0]→C m = 1 A _L 0→[b7...b0]→C	16/8					C1	6 2								
LSRD #n (Note 4)	Logical shift to the right by n bits (n = 0 to 31) E 0→[b31...b0]→C	32					D1	8 2								

Addressing Modes																Processor Status register										
ABS	ABS, X	ABS, Y	ABL	ABL, X	(ABS)	L(ABS)	(ABS, X)	STK	REL	DIR, b, R	ABS, b, R	SR	(SR), Y	BLK	MAA	10	9	8	7	6	5	4	3	2	1	0
op	n	#	op	n	#	op	n	#	op	n	#	op	n	#	op	n	#	IPL	N	V	m	x	D	I	Z	C
8E	6	3	8F	7	3	11 86	8	4	8C	7	4	8D	8	4												
												11 83	8	3	11 84	11	3									
07	3	3				41 06	5	4																		
17	3	3	41 1F	5	4																					
21 2E	7	4	21 2F	8	4																					

APPENDIX

Appendix 6. Machine instructions

Symbol	Function	Operation length (Bit)		Destination																							
				IMP		IMM		A		DIR		DIR, X		DIR, Y		(DIR)		(DIR, X)		(DIR), Y		L(DIR)		L(DIR), Y			
				op	n #	op	n #	op	n #	op	n #	op	n #	op	n #	op	n #	op	n #	op	n #	op	n #	op	n #	op	n #
MOVM (Note 2)	m = 0 M16(dest)←M16(source)	16/8	Source	IMM							86	5	3	31	7	4											
	DIR								58	6	3																
	DIR, X																										
	ABS								5C	6	4																
	ABS, X								5D	7	4																
MOVMB	M8(dest)←M8(source)	8	Source	IMM							A9	5	3	31	7	4											
	DIR								48	6	3																
	DIR, X																										
	ABS								4C	6	4																
	ABS, X								4D	7	4																
MOVR (Notes 7 and 13)	m = 0 M16(dest1) ←M16(source1) ⋮ M16(dest n)←M16(source n)	16/8	Source	IMM							61	3	2														
	DIR								61	3	2																
	DIR, X								50	+	+																
	ABS								61	3	2																
	ABS, X								71	3	2																
MOVMB	M8(dest1) ←M8(source1) ⋮ M8(dest n)←M8(source n)	8	Source	IMM							61	3	2														
	DIR								61	3	2																
	DIR, X								40	+	+																
	ABS								61	3	2																
	ABS, X								71	3	2																

Appendix 6. Machine instructions

[illegible]

APPENDIX

Appendix 6. Machine instructions

Symbol	Function	Operation length (Bit)	Addressing Modes																																	
			IMP		IMM		A		DIR		DIR, X		DIR, Y		(DIR)		(DIR, X)		(DIR), Y		L(DIR)		L(DIR), Y													
			op	n	#	op	n	#	op	n	#	op	n	#	op	n	#	op	n	#	op	n	#	op	n	#	op	n	#							
MPY (Notes 2 and 14)	(B, A)←A × M	16/8				31 C7	8	3				21 CA	9	3	21 CB	10	3				21 C0	11	3	21 C1	12	3	21 C8	12	3	21 C2	13	3	21 C9	14	3	
MPYS (Notes 2 and 14)	(B, A)←A × M (Signed)	16/8				31 D7	8	3				21 DA	9	3	21 DB	10	3				21 D0	11	3	21 D1	12	3	21 D8	12	3	21 D2	13	3	21 D9	14	3	
MVN (Note 15)	M(Y + k)←M(X + k) k = 0 to i – 1 (i: Number of transfer bytes specified by accumulator A)	16/8																																		
MVP (Note 16)	M(Y–k)←M(X–k) k = 0 to i–1 (i: Number of transfer bytes specified by accumulator A)	16/8																																		
NEG (Note 1)	Acc←–Acc	16/8							24	1	1																									
									81	2	2																									
									24																											
NEGD	E←–E	32							31	4	2																									
									80																											
NOP	PC←PC + 1 When catty occurs in PC PG←PG + 1	–	74	1	1																															
ORA (Notes 1 and 2)	Acc←Acc∨M	16/8				56	1	2				5A	3	2	5B	4	2				11	6	3	11	7	3	11	7	3	11	8	3	11	9	3	
						81	2	3				81	4	3	81	5	3				91	6	3	91	7	3	91	7	3	91	8	3	91	9	3	
						56						5A			5B						50			51			58			52			59			
ORAB (Note 1)	AccL←AccL∨IMM8	8				63	1	2																												
						81	2	3																												
						63																														
ORAM (Note 3)	M←M∨IMM	16/8										51	7	4																						
												33																								
ORAMB	M8←M8∨IMM8	8										51	7	4																						
												32																								
ORAMD	M32←M32∨IMM32	32										51	10	7																						
												B3																								
PEA	M(S)←IMMH S←S – 1 M(S)←IMML S←S – 1	16																																		
PEI	M(S)←M((DPRn) + dd + 1) S←S + 1 M(S)←M((DPRn)+dd) S←S – 1 (n = 0 to 3)	16																																		

Appendix 6. Machine instructions

20-77

APPENDIX

Appendix 6. Machine instructions

Symbol	Function	Operation length (Bit)	Addressing Modes																							
			IMP		IMM		A		DIR		DIR, X		DIR, Y		(DIR)		(DIR, X)		(DIR), Y		L(DIR)		L(DIR), Y			
			op	n #	op	n #	op	n #	op	n #	op	n #	op	n #	op	n #	op	n #	op	n #	op	n #	op	n #	op	n #
PER	EAR←PC + IMM16 M(S)←EAR _H S←S − 1 M(S)←EAR _L S←S − 1	16																								
PHA	m = 0 M(S)←A _H S←S − 1 M(S)←A _L S←S − 1 m = 1 M(S)←A _L S←S − 1	16/8																								
PHB	m = 0 M(S)←B _H S←S − 1 M(S)←B _L S←S − 1 m=1 M(S)←B _L S←S − 1	16/8																								
PHD	M(S)←DPR0 _H S←S − 1 M(S)←DPR0 _L S←S − 1	16																								
PHD n (Note 11)	M(S)←DPRn _H S←S − 1 M(S)←DPRn _L S←S − 1 (n = 0 to 3) When multiple DPRs are specified, the above operations are repeated.	16																								
PHG	M(S)←PG S←S − 1	8																								
PHLD n (Note 11)	M(S)←DPRn _H S←S − 1 M(S)←DPRn _L S←S − 1 DPRn←IMM16 (n = 0 to 3) When multiple DPRs are specified, the above operations are repeated.	16																								
PHP	M(S)←PS _H S←S − 1 M(S)←PS _L S←S − 1	16																								
PHT	M(S)←DT S←S − 1	8																								

Addressing Modes																Processor Status register																						
ABS	ABS, X	ABS, Y	ABL	ABL, X	(ABS)	L(ABS)	(ABS, X)	STK	REL	DIR, b, R	ABS, b, R	SR	(SR), Y	BLK	MAA	10	9	8	7	6	5	4	3	2	1	0												
op	n	#	op	n	#	op	n	#	op	n	#	op	n	#	op	n	#	op	n	#	op	n	#	op	n	#	op	n	#	IPL	N	V	m	x	D	I	Z	C

APPENDIX

Appendix 6. Machine instructions

Symbol	Function	Operation length (Bit)	Addressing Modes																												
			IMP			IMM			A			DIR			DIR, X		DIR, Y		(DIR)		(DIR, X)		(DIR), Y		L(DIR)		L(DIR), Y				
			op	n	#	op	n	#	op	n	#	op	n	#	op	n	#	op	n	#	op	n	#	op	n	#	op	n	#	op	n
PHX	$x = 0$ $M(S) \leftarrow X_H$ $S \leftarrow S - 1$ $M(S) \leftarrow X_L$ $S \leftarrow S - 1$ $x = 1$ $M(S) \leftarrow X_L$ $S \leftarrow S - 1$	16/8																													
PHY	$x = 0$ $M(S) \leftarrow Y_H$ $S \leftarrow S - 1$ $M(S) \leftarrow Y_L$ $S \leftarrow S - 1$ $x = 1$ $M(S) \leftarrow Y_L$ $S \leftarrow S - 1$	16/8																													
PLA	$m = 0$ $S \leftarrow S + 1$ $AL \leftarrow M(S)$ $S \leftarrow S + 1$ $AH \leftarrow M(S)$ $m = 1$ $S \leftarrow S + 1$ $AL \leftarrow M(S)$	16/8																													
PLB	$m = 0$ $S \leftarrow S + 1$ $BL \leftarrow M(S)$ $S \leftarrow S + 1$ $BH \leftarrow M(S)$ $m = 1$ $S \leftarrow S + 1$ $BL \leftarrow M(S)$	16/8																													
PLD	$S \leftarrow S + 1$ $DPR0L \leftarrow M(S)$ $S \leftarrow S + 1$ $DPR0H \leftarrow M(S)$	16																													
PLD n (Notes 11 and 12)	$S \leftarrow S + 1$ $DPRnL \leftarrow M(S)$ $S \leftarrow S + 1$ $DPRnH \leftarrow M(S)$ (n = 0 to 3) When multiple DPRs are specified, the above operations are repeated.	16																													
PLP (Note 22)	$S \leftarrow S + 1$ $PSL \leftarrow M(S)$ $S \leftarrow S + 1$ $PSH \leftarrow M(S)$	16																													
PLT	$S \leftarrow S + 1$ $DT \leftarrow M(S)$	8																													

Appendix 6. Machine instructions

Addressing Modes																Processor Status register											
ABS	ABS, X	ABS, Y	ABL	ABL, X	(ABS)	L(ABS)	(ABS, X)	STK	REL	DIR, b, R	ABS, b, R	SR	(SR), Y	BLK	MAA	10	9	8	7	6	5	4	3	2	1	0	
op	n	#	op	n	#	op	n	#	op	n	#	op	n	#	op	n	#	IPL	N	V	m	x	D	I	Z	C	
								C5 4 1										
								E5 4 1										
								95 4 1										.	.	.	N	Z	
								81 5 2 95										.	.	.	N	Z	
								93 5 1										
								77 11 2 20										
								77 8 2 20 + 3i										
								B5 5 1										Value restored from stack									
								31 6 2 50										.	.	.	N	Z	

APPENDIX

Appendix 6. Machine instructions











Symbol	Function	Operation length (Bit)	Addressing Modes																							
			IMP		IMM		A		DIR		DIR, X		DIR, Y		(DIR)		(DIR, X)		(DIR), Y		L(DIR)		L(DIR), Y			
			op	n #	op	n #	op	n #	op	n #	op	n #	op	n #	op	n #	op	n #	op	n #	op	n #	op	n #	op	n #
PLX	$x = 0$ $S \leftarrow S + 1$ $XL \leftarrow M(S)$ $S \leftarrow S + 1$ $XH \leftarrow M(S)$ $x = 1$ $S \leftarrow S + 1$ $XL \leftarrow M(S)$	16/8																								
PLY	$x = 0$ $S \leftarrow S + 1$ $YL \leftarrow M(S)$ $S \leftarrow S + 1$ $YH \leftarrow M(S)$ $x = 1$ $S \leftarrow S + 1$ $YL \leftarrow M(S)$	16/8																								
PSH (Note 17)	$M(S \text{ to } S - i + 1) \leftarrow A, B, X \dots$ $S \leftarrow S - i$ i : Number of bytes corresponding to register pushed on stack	16/8																								
PUL (Notes 18 and 22)	$A, B, X \dots \leftarrow M(S + 1 \text{ to } S + i)$ $S \leftarrow S + i$ i : Number of bytes corresponding to register restored from stack	16/8																								
RLA (Note 3)	Rotate to the left by n bits $m = 0 \quad (n = 0 \text{ to } 65535)$ <div><div>A</div><div><div>b15</div><div>...</div><div>b0</div></div></div> $m = 1 \quad (n = 0 \text{ to } 255)$ <div><div>AL</div><div><div>b7</div><div>...</div><div>b0</div></div></div>	16/8				31	5	3																		
RMPA (Note 19)	$m = 0$ Repeat $(B, A) \leftarrow (B, A) + M(DT:X)X$ $M(DT:Y)$ (Signed) $X \leftarrow X + 2$ $Y \leftarrow Y + 2$ $i \leftarrow i - 1$ Until $i = 0$ $m = 1$ Repeat $(BL, AL) \leftarrow (BL, AL) + M(DT,X)$ $M(DT,Y)$ (Signed) $X \leftarrow X + 1$ $Y \leftarrow Y + 1$ $i \leftarrow i - 1$ Until $i = 0$ i : Number of repetitions (0 to 255)	16/8																								

Appendix 6. Machine instructions

[illegible]

APPENDIX

Appendix 6. Machine instructions

Symbol	Function	Operation length (Bit)	Addressing Modes																							
			IMP		IMM		A		DIR		DIR, X		DIR, Y		(DIR)		(DIR, X)		(DIR), Y		L(DIR)		L(DIR), Y			
			op	n #	op	n #	op	n #	op	n #	op	n #	op	n #	op	n #	op	n #	op	n #	op	n #	op	n #	op	n #
ROL (Note 1)	Rotate to the left by 1 bit m = 0  m = 1 	16/8																								
ROL #n (Note 4)	Rotate to the left by n bits (n = 0 to 15) m = 0  m = 1 	16/8																								
ROLD #n (Note 4)	Rotate to the left by n bits (n = 0 to 31) 	32																								
ROR (Note 1)	Rotate to the right by 1 bit m = 0  m = 1 	16/8																								
ROR #n (Note 4)	Rotate to the right by n bits (n = 0 to 15) m = 0  m = 1 	16/8																								
RORD #n (Note 4)	Rotate to the right by n bits (n = 0 to 31) 	32																								

Appendix 6. Machine instructions

Addressing Modes																				Processor Status register												
ABS		ABS, X		ABS, Y		ABL		ABL, X		(ABS)	L(ABS)	(ABS, X)	STK	REL	DIR, b, R	ABS, b, R	SR	(SR), Y	BLK	MAA	10	9	8	7	6	5	4	3	2	1	0	
op	n #	op	n #	op	n #	op	n #	op	n #	op	n #	op	n #	op	n #	op	n #	op	n #	op	n #		IPL	N	V	m	x	D	I	Z	C	
21 1E	7 4	21 1F	8 4																				.	.	.	N	Z	C
																							.	.	.	N	Z	C
																							.	.	.	N	Z	C
21 3E	7 4	21 3F	8 4																				.	.	.	N	Z	C
																							.	.	.	N	Z	C
																							.	.	.	N	Z	C

Appendix 6. Machine instructions

20-86

Appendix 6. Machine instructions

20-87

APPENDIX

Appendix 6. Machine instructions

Symbol	Function	Operation length (Bit)	Addressing Modes																																		
			IMP			IMM			A			DIR			DIR, X			DIR, Y			(DIR)			(DIR, X)			(DIR), Y			L(DIR)			L(DIR), Y				
			op	n	#	op	n	#	op	n	#	op	n	#	op	n	#	op	n	#	op	n	#	op	n	#	op	n	#	op	n	#	op	n	#	op	n
SEM	m←1	—	25	3	1																																
SEP	PS _L (bit n)←1 (n = 0, 1, 3 to 7. Multiple bits can be specified.)	—				99	3	2																													
STA (Note 1)	M←Acc	16/8											DA	4	2	DB	5	2				11	7	3	11	8	3	D8	7	2	11	9	3	D9	9	2	
													81	5	3	81	6	3				91	7	3	91	8	3	81	8	3	91	9	3	81	10	3	
													DA			DB						D0			D1			D8			D2			D9			
STAB (Note 1)	M8←Acc _L	8											CA	4	2	CB	5	2				11	7	3	11	8	3	C8	7	2	11	9	3	C9	9	2	
													81	5	3	81	6	3				91	7	3	91	8	3	81	8	3	91	9	3	81	10	3	
													CA			CB						C0			C1			C8			C2			C9			
STAD	M32←E	32											EA	6	2	EB	7	2				11	9	3	11	10	3	E8	9	2	11	11	3	E9	11	2	
																						E0			E1					E2							
STP	Oscillation stopped	—	31	—	2																																
			30																																		
STX	M←X	16/8											E2	4	2						41	6	3														
																					F5																
STY	M←Y	16/8											F2	4	2	41	6	3																			
																					FB																
SUB (Notes 1 and 2)	Acc←Acc – M	16/8				36	1	2					3A	3	2	3B	4	2				11	6	3	11	7	3	11	7	3	11	8	3	11	9	3	
						81	2	3					81	4	3	81	5	3				91	6	3	91	7	3	91	7	3	91	8	3	91	9	3	
						36							3A			3B						30			31			38			32			39			
SUBB (Note 1)	Acc _L ←Acc _L – IMM8	8				39	1	2																													
						81	2	3																													
						39																															
SUBD	E←E – M32	32				3D	3	5					AA	6	2	AB	7	2				11	9	3	11	10	3	11	10	3	11	11	3	11	12	3	
																						A0			A1			A8			A2			A9			
SUBM (Note 3)	M←M – IMM	16/8											51	7	4																						
													13																								
SUBMB	M8←M8 – IMM8	8											51	7	4																						
													12																								
SUBMD	M32←M32 – IMM32	32											51	10	7																						
													93																								

Appendix 6. Machine instructions

20-89

APPENDIX

Appendix 6. Machine instructions

Symbol	Function	Operation length (Bit)	Addressing Modes																							
			IMP		IMM		A		DIR		DIR, X		DIR, Y		(DIR)		(DIR, X)		(DIR), Y		L(DIR)		L(DIR), Y			
			op	n #	op	n #	op	n #	op	n #	op	n #	op	n #	op	n #	op	n #	op	n #	op	n #	op	n #	op	n #
SUBS	$S \leftarrow S - \text{IMM8}$	16			31	2 3																				
					0B																					
SUBX (Note 4)	$X \leftarrow X - \text{IMM}$ (IMM = 0 to 31)	16/8			01	2 2																				
					40																					
					+																					
					imm																					
SUBY (Note 4)	$Y \leftarrow Y - \text{IMM}$ (IMM = 0 to 31)	16/8			01	2 2																				
					60																					
					+																					
					imm																					
TAD n (Note 20)	$\text{DPRn} \leftarrow A$ (n = 0 to 3)	16	31	3 2																						
			n2																							
TAS	$S \leftarrow A$	16	31	2 2																						
			82																							
TAX	$X \leftarrow A$	16/8	C4	1 1																						
TAY	$Y \leftarrow A$	16/8	D4	1 1																						
TBD n (Note 20)	$\text{DPRn} \leftarrow B$ (n = 0 to 3)	16	B1	3 2																						
			n2																							
TBS	$S \leftarrow B$	16	B1	2 2																						
			82																							
TBX	$X \leftarrow B$	16/8	81	2 2																						
			C4																							
TBY	$Y \leftarrow B$	16/8	81	2 2																						
			D4																							
TDA n (Note 20)	$A \leftarrow \text{DPRn}$ (n = 0 to 3)	16/8	31	2 2																						
			40																							
			+																							
			n2																							
TDB n (Note 20)	$B \leftarrow \text{DPRn}$ (n = 0 to 3)	16/8	B1	2 2																						
			40																							
			+																							
			n2																							
TDS	$S \leftarrow \text{DPR0}$	16	31	2 2																						
			73																							

Appendix 6. Machine instructions

20-91

APPENDIX

Appendix 6. Machine instructions

Symbol	Function	Operation length (Bit)	Addressing Modes																															
			IMP			IMM			A			DIR			DIR, X		DIR, Y		(DIR)		(DIR, X)		(DIR), Y		L(DIR)		L(DIR), Y							
			op	n	#	op	n	#	op	n	#	op	n	#	op	n	#	op	n	#	op	n	#	op	n	#	op	n	#	op	n	#	op	n
TSA	A←S	16/8	31 92	2	2																													
TSB	B←S	16/8	B1 92	2	2																													
TSD	DPR0←S	16	31 70	4	2																													
TSX	X←S	16/8	31 F2	2	2																													
TXA	A←X	16/8	A4	1	1																													
TXB	B←X	16/8	81 A4	2	2																													
TXS	S←X	16/8	31 E2	2	2																													
TXY	Y←X	16/8	31 C2	2	2																													
TYA	A←Y	16/8	B4	1	1																													
TYB	B←Y	16/8	81 B4	2	2																													
TYX	X←Y	16/8	31 D2	2	2																													
WIT	CPU clock stopped	—	31 10	—	2																													
XAB	A↔B	16/8	55	2	1																													

Appendix 6. Machine instructions

Addressing Modes																Processor Status register										
ABS	ABS, X	ABS, Y	ABL	ABL, X	(ABS)	L(ABS)	(ABS, X)	STK	REL	DIR, b, R	ABS, b, R	SR	(SR), Y	BLK	MAA	10	9	8	7	6	5	4	3	2	1	0
op n #	op n #	op n #	op n #	op n #	op n #	op n #	op n #	op n #	op n #	op n #	op n #	op n #	op n #	op n #	op n #		IPL	N	V	m	x	D	I	Z	C	
																			N						Z	
																			N						Z	
																			N						Z	
																			N						Z	
																			N						Z	
																			N						Z	
																			N						Z	
																			N						Z	
																			N						Z	
																			N						Z	
																			N						Z	

APPENDIX

Appendix 6. Machine instructions

Notes for machine instructions table

The table lists the minimum number of instruction cycles for each instruction. The number of cycle is changed by the following condition.

- The value of the low-order bytes of DPR (DPR_n)
The number of cycle of the addressing mode related with DPR_n (n = 0 to 3) is applied when DPR_n = 0. When DPR_n ≠ 0, add 1 to the number of cycles.
- The number of bytes of instruction which fetched into the instruction queue buffer
- The address at read and write of memory (either even or odd)
- When the external area accessed in BYTE = Vcc level (at external data bus width 8 bits)
- The number of wait

Note 1. The op code at the upper row is used for accumulator A, and the op code at the lower row is used for accumulator B.

Note 2. When handing 16-bit data with flag m = 0 in the immediate addressing mode, add 1 to the number of bytes.

Note 3. When handing 16-bit data with flag m = 0, add 1 to the number of bytes.

Note 4. Imm is the immediate value specified with an operand (imm = 0–31).

Note 5. The op code at the upper row is used for branching in the range of –128 to +127, and the op code at the lower row is used for branching in the range of –32768 to +32767.

Note 6. The BRK instruction is a instruction for debugger; it cannot be used.

Note 7. Any value from 0 through 15 is placed in an “n.”

Note 8. When handling 16-bit data with flag x = 0 in the immediate addressing mode, add 1 to the number of bytes.

Note 9. The number of cycles is the case of the 16-bit ÷ 8-bit operation. In the case of the 32-bit ÷ 16-bit operation, add 8 to the number of cycles.

Note 10. When a zero division interrupt occurs, the number of cycles is 16 cycles. It is regardless of the data length.

Note 11. When placing a value in any of DPRs, the op code at the upper row is applied. When placing values to multiple DPRs, the op code at the lower row is applied. The letter “i” represents the number of DPR_n specified: 1 to 4.

Note 12. A “?” indicates to the value of 4 bits which the bit corresponding to the specified DPR_n becomes “1.”

Note 13. When the source is in the immediate addressing mode and flag m = 0, add n (n = 0 to 15) to the number of bytes.

Note 14. The number of cycles of the case of the 8-bit × 8-bit operation. In the case of the 16-bit × 16-bit operation, add 4 to the number of cycles.

Note 15. The number of cycles is the case where the number of bytes to be transferred (i) is even.

When the number of bytes to be transferred (i) is odd, the number is calculated as;

$$5 \times i + 10$$

Note 16. The number of cycles is the case where the number of bytes to be transferred (i) is even.

When the number of bytes to be transferred (i) is odd, the number is calculated as;

$$5 \times i + 14$$

Note that it is 10 cycles in the case of 1-byte transfer.

Note 17. i_1 is the number of registers to be stored among A, B, X, Y, DPR0, and PS. i_2 is the number of registers to be stored between DT and PG.

Note 18. Letter "i" indicates the number of registers to be restored.

Note 19. The number of cycles is applied when flag m = "1." When flag m="0," the number is calculated as;

$$18 \times \text{imm} + 5$$

Note 20. Any value from 0 through 3 is placed in an "n" in op code."

APPENDIX

Appendix 7. Countermeasure against noise

Appendix 7. Countermeasure against noise

General countermeasure examples against noise are described below. Although the effect of these countermeasure depends on each system.

The user shall modify them according to the actual application and test them.

1. Short wiring length

The wiring on a printed circuit board may function as an antenna which feeds noise into the microcomputer. The shorter the total wiring length (by mm unit), the less possibility of noise insertion into the microcomputer.

(1) Wiring for $\overline{\text{RESET}}$ pin

Make the length of wiring connected to the $\overline{\text{RESET}}$ pin as short as possible.

In particular, connect a capacitor between the $\overline{\text{RESET}}$ pin and the Vss pin with the shortest possible wiring (within 20 mm).

Reason: If noise is input to the $\overline{\text{RESET}}$ pin, the microcomputer restarts operation before the internal state of the microcomputer is completely initialized. This may cause a program runaway.




Fig. 2 Wiring for $\overline{\text{RESET}}$ pin

(2) Wiring for clock input/output pins

- Make the length of wiring connected to the clock input/output pins as short as possible.
- Make the length of wiring between the grounding lead of the capacitor, which is connected to the oscillator, and the Vss pin of the microcomputer, as short as possible (within 20 mm).
- Separate the Vss pattern for oscillation from all other Vss patterns. (See Figure 10.)

Reason: The microcomputer's operation synchronizes with a clock generated by the oscillation circuit.

If noise enters clock I/O pins, clock waveforms may be deformed. This may cause a malfunction or a program runaway.

Also, if the noise causes a potential difference between the Vss level of the microcomputer and the Vss level of an oscillator, the correct clock will not be input in the microcomputer.




Fig. 3 Wiring for clock input/output pins

(3) Wiring for MD0 and MD1 pins

Connect MD0 and MD1 pins to the Vss pin (or Vcc pin) with the shortest possible wiring.

Reason: The processor mode of the microcomputer is influenced by a potential at the MD0 and MD1 pins when the MD0 and MD1 pins and the Vss pin (or Vcc pin) are connected. If the noise causes a potential difference between the MD0 and MD1 pins and the Vss pin (or Vcc pin), the processor mode may become unstable. This may cause a microcomputer malfunction or a program runaway.




Fig. 4 Wiring for MD0 and MD1 pins

2. Connection of bypass capacitor between Vss and Vcc lines

Connect an approximate 0.1 μ F bypass capacitor as follows:

- Connect a bypass capacitor between the Vss and Vcc pins, at equal lengths.
- The wiring connecting the bypass capacitor between the Vss and Vcc pins should be as short as possible.
- Use thicker wiring for the Vss and Vcc lines than that for the other signal lines.




Fig. 5 Bypass capacitor between Vss and Vcc lines

APPENDIX

Appendix 7. Countermeasure against noise

3. Wiring for analog input pins, analog power source pins, etc.

(1) Processing for analog input pins

- Connect a resistor to the analog signal line, which is connected to an analog input pin, in series. Additionally, connect the resistor to the microcomputer as close as possible.
- Connect a capacitor between the analog input pin and the AVss pin, as close to the AVss pin as possible.

Reason: A signal which is input to the analog input pin is usually an output signal from a sensor. The sensor, which detects changes in status, is installed far from the microcomputer's printed circuit board. Therefore, this long wiring between them becomes an antenna which picks up noise and feeds it into the microcomputer's analog input pin.

If a capacitor between an analog input pin and the AVss pin is grounded far away from the AVss pin, noise on the GND line may enter the microcomputer through the capacitor.




Fig. 6 Countermeasure example against noise for analog input pin using thermistor

Appendix 7. Countermeasure against noise

(2) Processing for analog power source pins, etc.

- Use independent power sources for the Vcc, AVcc and V_{REF} pins.
- Insert capacitors between the AVcc and AVss pins, and between the V_{REF} and AVss pins.

Reasons: Prevents the A-D converter and D-A converter from noise on the Vcc line.




Fig. 7 Processing for analog power source pins, etc.

APPENDIX

Appendix 7. Countermeasure against noise

4. Oscillator protection

The oscillator, which generates the basic clock for the microcomputer operations, must be protected from the affect of other signals.

(1) Distance oscillator from signal lines with large current flows

Install the microcomputer, especially the oscillator, as far as possible from signal lines which handle currents larger than the microcomputer current value tolerance.

Reason: The microcomputer is used in systems which contain signal lines for controlling motors, LEDs, thermal heads, etc. Noise occurs due to mutual inductance when a large current flows through the signal lines.




Fig. 8 Wiring for signal lines where large current flows

(2) Distance oscillator from signal lines with frequent potential level changes

- Install an oscillator and its wiring pattern away from signal lines where potential levels change frequently.
- Do not cross these signal lines over the clock-related or noise-sensitive signal lines.

Reason: Signal lines with frequently changing potential levels may affect other signal lines at a rising or falling edge. In particular, if the lines cross over a clock-related signal line, clock waveforms may be deformed, which causes a microcomputer malfunction or a program runaway.




Fig. 9 Wiring for signal lines where potential levels frequently change

(3) Oscillator protection using Vss pattern

Print a Vss pattern on the bottom (soldering side) of a double-sided printed circuit board, under the oscillator mount position. Connect the Vss pattern to the Vss pin of the microcomputer with the shortest possible wiring, separating it from other Vss patterns.




Fig. 10 Vss pattern underneath mounted oscillator

Appendix 7. Countermeasure against noise

5. Setup for I/O ports

Setup I/O ports by hardware and software as follows:

<Hardware protection>

- Connect a resistor of 100 Ω or more to an I/O port in series.

<Software protection>

- Read the data of an input port several times to confirm that input levels are equal.
- Since the output data may reverse because of noise, rewrite data to the output port's Pi register periodically.
- Rewrite data to port Pi direction registers periodically.




Fig. 11 Setup for I/O ports

6. Reinforcement of the power source line

- For the Vss and Vcc lines, use thicker wiring than that of other signal lines.
- When using a multilayer printed circuit board, the Vss and Vcc patterns must each be one of the middle layers.
- The following is necessary for double-sided printed circuit boards:
 - On one side, the microcomputer is installed at the center, and the Vss line is looped or meshed around it. The vacant area is filled with the Vss line.
 - On the opposite side, the Vcc line is wired the same as the Vss line.

APPENDIX

Appendix 8. 7906 Group Q & A

Appendix 8. 7906 Group Q & A


Information which may be helpful in fully utilizing the 7906 Group is provided in Q & A format.

In Q & A, as a rule, one question and its answer are summarized within one page. The upper box on each page is a question, and a box below the question is its answer. (If a question or an answer extends to two or more pages, there is a page number at the lower right corner.)

At the upper right corner of each page, the main function related to the contents of description in that page is listed.

Q

If an interrupt request (b) occurs while an interrupt routine (a) is executed, is it true that the main routine is not executed at all after the execution of the interrupt routine (a) is completed until the execution of the INTACK sequence for the next interrupt (b) starts?




Conditions:

- Flag I is cleared to "0" by executing the **RTI** instruction.
- The interrupt priority level of interrupt (b) is higher than IPL of the main routine.
- The interrupt priority detection time = 2 cycles of f_{sys} .


A

An interrupt request is sampled by a sampling pulse generated synchronously with the CPU's op-code fetch cycle.

- (1) If the next interrupt request (b) occurs before sampling pulse ① for the **RTI** instruction is generated, the microcomputer executes the INTACK sequence for (b) without executing the main routine. (No instruction of the main routine is executed.) It is because that sampling is completed while executing the **RTI** instruction.



- (2) If the next interrupt request (b) occurs immediately after sampling pulse ① is generated, the microcomputer executes one instruction of the main routine before executing the INTACK sequence for (b). It is because that the interrupt request is sampled by the next sampling pulse ②.



APPENDIX

Appendix 8. 7906 Group Q & A

Interrupts

Q

Suppose that there is a routine which should not accept a certain interrupt request. (This routine can accept any of the other interrupt request.)
Although the interrupt priority level select bits for a certain interrupt are set to “0002” (in other words, although this interrupt is set to be disabled), this interrupt request is actually accepted immediately after the change of the priority level. Why did this occur, and what should I do about it?

Interrupt request is accepted in this interval →

:	MOVMB XXXIC, #00H ; Writes “0002” to the interrupt priority level select bits.	
	;	; Clears the interrupt request bit to “0.”
LDA	A,DATA ; Instruction at the beginning of the routine which should not accept a certain interrupt request.	
:	;	


A

As for the change of the interrupt priority level, if the following are met, the microcomputer may pretend to accept an interrupt request immediately after this interrupt is set to be disabled:

- The next instruction (in the above example, it is the **LDA** instruction) is already stored into a instruction queue buffer of the BIU.
- Requirements for accepting the interrupt request which should not be accepted are satisfied immediately before the next instruction in the instruction queue buffer is executed.

When writing to a memory or an I/O, the CPU passes an address and data to the BIU. Then, the CPU executes the next instruction in the instruction queue buffer while the BIU is writing data into the actual address. Detection of the interrupt priority level is performed at the beginning of each instruction.

In the above case, the CPU executes the next instruction before the BIU completes the change of the interrupt priority level. Therefore, in the detection of the interrupt priority level performed synchronously with the execution of the next instruction, actually, the interrupt priority level before the change is used to detection, and its interrupt request is accepted.



(1/2)

A

To prevent this problem, make sure that the routine which should not accept a certain interrupt request will be executed after the change of the interrupt priority level (IPL) has been completed. (This is to be made by software.)

The following is a sample program.

[Sample program]

After writing "0002" to the interrupt priority level select bits, the instruction queue buffer is filled with several **NOP** instructions to make the next instruction not to be executed before this writing is completed.

```
      :  
      MOVMB XXXIC, #00H ; Writes "0002" to the interrupt priority level select bits.  
      NOP                ; Inserts ten NOP instructions.  
      :  
      NOP                ;  
      LDA      A,DATA    ; Instruction at the beginning of the routine that should not accept a  
      :                  ; certain interrupt request
```

(2/2)


APPENDIX

Appendix 8. 7906 Group Q & A

Interrupts

Q

After execution of the **SEI** instruction, a branch is made in an interrupt routin.
Why did this occur?




A

When an interrupt request is generated before the **SEI** instruction is executed, this interrupt request may be accepted immediately before the execution of the **SEI** instruction. (This acceptance occurs depending on the timing when that interrupt request occurs.) In this case, a branch to the interrupt routine is made immediately after execution of the **SEI** instruction.

Accordingly, the interrupt routine which is executed immediately after the **SEI** instruction is due to an interrupt request generated before execution of the **SEI** instruction. Note that, in the routine (a) which should not accept the interrupt request, the following occur. (This routine follows the **SEI** instruction.):

- No interrupt request is accepted.
- No branch to the interrupt routine is made.



Note: "Interrupt" described here means "maskable interrupt" which can be disabled by the **SEI** instruction.
(Refer to section "6.2 Interrupt source.")

Q

- (1) Which timing of clock ϕ_1 is the external interrupts (input signals to the $\overline{\text{INT}}_i$ pin) detected?
- (2) When external interrupt input ($\overline{\text{INT}}_i$) pins are not enough, what should I do?


A

- (1) In both of the edge sense and level sense, an external interrupt request occurs when the input signal to the $\overline{\text{INT}}_i$ pin changes its level. This is independent of clock ϕ_1 .
In the edge sense, also, the interrupt request bit is set to "1" at this time.
- (2) There are two methods: one uses external interrupt's level sense, and the other uses the timer's event counter mode.

① **Method using external interrupt's level sense**

As for hardware, input a logical sum of multiple interrupt signals (e.g., 'a', 'b', and 'c') to the $\overline{\text{INT}}_i$ pin, and input each signal to each corresponding port pin.

As for software, check the port pin's input levels in the $\overline{\text{INT}}_i$ interrupt routine in order to detect which signal ('a', 'b', or 'c') was input.



② **Method using timer's event counter mode**

As for hardware, input an interrupt signal to the TA_{IN} pin or TB_{IN} pin.

As for software, set the timer's operating mode to the event counter mode. Then, set a value of "0000₁₆" into the timer register and select the valid edge.

A timer's interrupt request occurs when an interrupt signal (selected valid edge) is input.

APPENDIX

Appendix 8. 7906 Group Q & A

Watchdog timer

Q

In detection of a program runaway with usage of the watchdog timer, if the same value as that at the reset vector address is set to the watchdog timer interrupt's vector address, not performing software reset, how does it occur?

When a branch is made to the branch destination address for reset within the watchdog timer interrupt routine, how does it occur?

A

The CPU registers and the SFR are not initialized in the above-mentioned way. Accordingly, the user must initialize all of them by software.

Note that the processor interrupt priority level (IPL) retains "7" and is not initialized. Consequently, all interrupt requests cannot be accepted.

When rewriting the IPL by software, be sure to save the 16-bit immediate value to the stack area, and then restore that 16-bit immediate value to all bits of the processor status register (PS).

When a program runaway occurs, we recommend to perform software reset in order to initialize the microcomputer.

Appendix 9. M37906M4C-XXXFP electrical characteristics

Appendix 9. M37906M4C-XXXFP electrical characteristics

The electrical characteristics of the M37906M4C-XXXFP are described below.

For the electrical characteristics, be sure to refer to the latest datasheets.

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Ratings	Unit
VCC	Power source voltage	−0.3 to 6.5	V
AVCC	Analog power source voltage	−0.3 to 6.5	V
VI	Input voltage P10–P17, P20–P27, P50–P57, P60–P65, P70–P74, P6OUTCUT, VCONT, VREF, XIN, RESET, BYTE, MD0, MD1	−0.3 to VCC+0.3	V
VO	Output voltage P10–P17, P20–P27, P50–P57, P60–P65, P70–P74, XOUT	−0.3 to VCC+0.3	V
Pd	Power dissipation	300	mW
T _{opr}	Operating ambient temperature	−20 to 85	°C
T _{stg}	Storage temperature	−40 to 150	°C

RECOMMENDED OPERATING CONDITIONS (VCC = 5 V, Ta = −20 to 85 °C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
VCC	Power source voltage	4.5	5.0	5.5	V
AVCC	Analog power source voltage		VCC		V
VSS	Power source voltage		0		V
AVSS	Analog power source voltage		0		V
VIH	High-level input voltage P10–P17, P20–P27, P50–P57, P60–P65, P70–P74, P6OUTCUT, XIN, RESET, MD0, MD1	0.8 VCC		VCC	V
VIL	Low-level input voltage P10–P17, P20–P27, P50–P57, P60–P65, P70–P74, P6OUTCUT, XIN, RESET, MD0, MD1	0		0.2 VCC	V
IOH(peak)	High-level peak output current P10–P17, P20–P27, P50–P57, P60–P65, P70–P74			−10	mA
IOH(avg)	High-level average output current P10–P17, P20–P27, P50–P57, P60–P65, P70–P74			−5	mA
IOL(peak)	Low-level peak output current P10–P17, P20–P27, P50–P57, P70–P74			10	mA
IOL(peak)	Low-level peak output current P60–P65			20	mA
IOL(avg)	Low-level average output current P10–P17, P20–P27, P50–P57, P70–P74			5	mA
IOL(avg)	Low-level average output current P60–P65			15	mA
f(XIN)	External clock input frequency (Note 1)			20	MHz
f(fsyst)	System clock frequency			20	MHz

Notes 1: When using the PLL frequency multiplier, be sure that f(fsyst) = 20 MHz or less.

2: The average output current is the average value of an interval of 100 ms.

3: The sum of IOL(peak) must be 110 mA or less, the sum of IOH(peak) must be 80 mA or less.

APPENDIX

Appendix 9. M37906M4C-XXXFP electrical characteristics

DC ELECTRICAL CHARACTERISTICS (V_{CC} = 5 V, V_{SS} = 0 V, T_a = -20 to 85 °C, f(f_{sys}) = 20 MHz, unless otherwise noted)

Symbol	Parameter		Test conditions	Limits			Unit
				Min.	Typ.	Max.	
VOH	High-level output voltage P10–P17, P20–P27, P55–P57, P60–P65, P70–P74		IOH = −10 mA	3			V
VOL	Low-level output voltage P10–P17, P20–P27, P55–P57, P60–P65, P70–P74		IOL = 10 mA			2	V
VT+ —VT−	Hysteresis	TA0IN–TA2IN, TA4IN, TA9IN, TA0OUT–TA2OUT, TA4OUT, TA9OUT, TB0IN–TB2IN, INT3–INT7, CTS0, CTS1, CLK0, CLK1, RxD0, RxD1, RTPTRG0, P6OUTCUT		0.4		1	V
VT+ —VT−	Hysteresis	RESET		0.5		1.5	V
VT+ —VT−	Hysteresis	XIN		0.1		0.3	V
I _{IH}	High-level input current P10–P17, P20–P27, P50–P57, P60–P65, P70–P74, P6OUTCUT, XIN, RESET, MD0, MD1		VI = 5.0 V			5	μA
I _{IL}	Low-level input current P10–P17, P20–P27, P50–P57, P60–P65, P70–P74, P6OUTCUT, XIN, RESET, MD0, MD1		VI = 0 V			−5	μA
VRAM	RAM hold voltage		When clock is inactive.	2			V
ICC	Power source current	Output-only pins are open, and the other pins are connected to Vss or Vcc. An external square-waveform clock is input. (Pin XOUT is open.) The PLL frequency multiplier is inactive.	f(fsys) = 20 MHz. CPU is active.		25	50	mA
			Ta = 25 °C when clock is inactive.		1	μA	
			Ta = 85 °C when clock is inactive.		20		

Appendix 9. M37906M4C-XXXFP electrical characteristics

A-D CONVERTER CHARACTERISTICS

(VCC = AVCC = 5 V ± 0.5 V, VSS = AVSS = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits			Unit
				Min.	Typ.	Max.	
	Resolution	VREF = VCC	A-D converter			10	Bits
			Comparator			$\frac{1}{256} V_{REF}$	V
	Absolute accuracy	VREF = VCC	10-bit resolution mode			± 3	LSB
			8-bit resolution mode			± 2	LSB
			Comparator			± 40	mV
RLADDER	Ladder resistance	VREF = VCC		5			kΩ
tCONV	Conversion time	f(fsyst) ≤ 20 MHz	10-bit resolution mode	5.9			μs
			8-bit resolution mode	2.45 (Note)			
			Comparator	0.7 (Note)			
VREF	Reference voltage			2.7		VCC	V
VIA	Analog input voltage			0		VREF	V

Note: This is applied when A-D conversion frequency (φAD) = f1 (φ).

D-A CONVERTER CHARACTERISTICS

(VCC = 5 V, VSS = AVSS = 0 V, VREF = 5 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
—	Resolution				8	Bits
—	Absolute accuracy				± 1.0	%
tsu	Set time				3	μs
RO	Output resistance		2	3.5	4.5	kΩ
IVREF	Reference power source input current	(Note)			3.2	mA


Note: The test conditions are as follows:

- One D-A converter is used.
- The D-A register value of the unused D-A converter is "0016."
- The reference power source input current for the ladder resistance of the A-D converter is excluded.

RESET INPUT

Reset input timing requirements (VCC = 5 V ± 0.5 V, VSS = 0V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min.	Typ.	Max.	
tw(RESETL)	RESET input low-level pulse width	10			μs



APPENDIX

Appendix 9. M37906M4C-XXXFP electrical characteristics

PERIPHERAL DEVICE INPUT/OUTPUT TIMING

(VCC = 5 V±0.5 V, VSS = 0 V, Ta = -20 to 85 °C, f(fsyz) = 20 MHz, unless otherwise noted)

* For limits depending on f(fsyz), their calculation formulas are shown below. Also, the values at f(fsyz) = 20 MHz are shown in ().

Timer A input (Count input in event counter mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
tc(TA)	TAJIN input cycle time	80		ns
tw(TAH)	TAJIN input high-level pulse width	40		ns
tw(TAL)	TAJIN input low-level pulse width	40		ns

Timer A input (Gating input in timer mode)

Symbol	Parameter		Limits		Unit
			Min.	Max.	
tc(TA)	TAJIN input cycle time	f(fsyz) ≤ 20 MHz	$\frac{16 \times 10^9}{f(fsyz)}$ (800)		ns
tw(TAH)	TAJIN input high-level pulse width	f(fsyz) ≤ 20 MHz	$\frac{8 \times 10^9}{f(fsyz)}$ (400)		ns
tw(TAL)	TAJIN input low-level pulse width	f(fsyz) ≤ 20 MHz	$\frac{8 \times 10^9}{f(fsyz)}$ (400)		ns

Note : The TAJIN input cycle time requires 4 or more cycles of a count source. The TAJIN input high-level pulse width and the TAJIN input low-level pulse width respectively require 2 or more cycles of a count source. The limits in this table are applied when the count source = f2 at f(fsyz) ≤ 20 MHz.

Timer A input (External trigger input in one-shot pulse mode)

Symbol	Parameter		Limits		Unit
			Min.	Max.	
tc(TA)	TAJIN input cycle time	f(fsyz) ≤ 20 MHz	$\frac{8 \times 10^9}{f(fsyz)}$ (400)		ns
tw(TAH)	TAJIN input high-level pulse width		80		ns
tw(TAL)	TAJIN input low-level pulse width		80		ns

Timer A input (External trigger input in pulse width modulation mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
tw(TAH)	TAJIN input high-level pulse width	80		ns
tw(TAL)	TAJIN input low-level pulse width	80		ns

Timer A input (Up-down input and Count input in event counter mode)


Symbol	Parameter	Limits		Unit
		Min.	Max.	
tc(UP)	TAJOUT input cycle time	2000		ns
tw(UPH)	TAJOUT input high-level pulse width	1000		ns
tw(UPL)	TAJOUT input low-level pulse width	1000		ns
tsu(UP-TIN)	TAJOUT input setup time	400		ns
th(TIN-UP)	TAJOUT input hold time	400		ns

Appendix 9. M37906M4C-XXXFP electrical characteristics


Timer A input (Two-phase pulse input in event counter mode) (p = 2, 4, 9)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
$t_{c(TA)}$	TA _{pin} input cycle time	800		ns
$t_{su(TA_{pin}-TA_{jout})}$	TA _{pin} input setup time	200		ns
$t_{su(TA_{jout}-TA_{pin})}$	TA _{out} input setup time	200		ns


- Gating input in timer mode
- Count input in event counter mode
- External trigger input in one-shot pulse mode
- External trigger input in pulse width modulation mode



- Up-down and Count input in event counter mode



- Two-phase pulse input in event counter mode



Test conditions

- $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$, $T_a = -20\text{ to }85\text{ }^{\circ}\text{C}$
- Input timing voltage : $V_{IL} = 1.0\text{ V}$, $V_{IH} = 4.0\text{ V}$

APPENDIX

Appendix 9. M37906M4C-XXXFP electrical characteristics

Timer B input (Count input in event counter mode)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
tc(TB)	TBiIn input cycle time (one edge count)	80		ns
tw(TBH)	TBiIn input high-level pulse width (one edge count)	40		ns
tw(TBL)	TBiIn input low-level pulse width (one edge count)	40		ns
tc(TB)	TBiIn input cycle time (both edge count)	160		ns
tw(TBH)	TBiIn input high-level pulse width (both edge count)	80		ns
tw(TBL)	TBiIn input low-level pulse width (both edge count)	80		ns

Timer B input (Pulse period measurement mode)

Symbol	Parameter		Limits		Unit
			Min.	Max.	
tc(TB)	TBiIn input cycle time	$f(f_{sys}) \leq 20 \text{ MHz}$	$\frac{16 \times 10^9}{f(f_{sys})}$ (800)		ns
tw(TBH)	TBiIn input high-level pulse width	$f(f_{sys}) \leq 20 \text{ MHz}$	$\frac{8 \times 10^9}{f(f_{sys})}$ (400)		ns
tw(TBL)	TBiIn input low-level pulse width	$f(f_{sys}) \leq 20 \text{ MHz}$	$\frac{8 \times 10^9}{f(f_{sys})}$ (400)		ns

Note: The TBiIn input cycle time requires 4 or more cycles of a count source. The TBiIn input high-level pulse width and the TBiIn input low-level pulse width respectively require 2 or more cycles of a count source. The limits in this table are applied when the count source = f2 at $f(f_{sys}) \leq 20 \text{ MHz}$.

Timer B input (Pulse width measurement mode)

Symbol	Parameter		Limits		Unit
			Min.	Max.	
tc(TB)	TBiIn input cycle time	$f(f_{sys}) \leq 20 \text{ MHz}$	$\frac{16 \times 10^9}{f(f_{sys})}$ (800)		ns
tw(TBH)	TBiIn input high-level pulse width	$f(f_{sys}) \leq 20 \text{ MHz}$	$\frac{8 \times 10^9}{f(f_{sys})}$ (400)		ns
tw(TBL)	TBiIn input low-level pulse width	$f(f_{sys}) \leq 20 \text{ MHz}$	$\frac{8 \times 10^9}{f(f_{sys})}$ (400)		ns

Note: The TBiIn input cycle time requires 4 or more cycles of a count source. The TBiIn input high-level pulse width and the TBiIn input low-level pulse width respectively require 2 or more cycles of a count source. The limits in this table are applied when the count source = f2 at $f(f_{sys}) \leq 20 \text{ MHz}$.


Serial I/O

Symbol	Parameter	Limits		Unit
		Min.	Max.	
tc(CK)	CLKi input cycle time	200		ns
tw(CKH)	CLKi input high-level pulse width	100		ns
tw(CKL)	CLKi input low-level pulse width	100		ns
td(C-Q)	TxDi output delay time		80	ns
th(C-Q)	TxDi hold time	0		ns
tsu(D-C)	RxDi input setup time	20		ns
th(C-D)	RxDi input hold time	90		ns

Appendix 9. M37906M4C-XXXFP electrical characteristics

External interrupt ($\overline{\text{INTi}}$) input

Symbol	Parameter	Limits		Unit
		Min.	Max.	
$t_{w(\text{INH})}$	$\overline{\text{INTi}}$ input high-level pulse width	250		ns
$t_{w(\text{INL})}$	$\overline{\text{INTi}}$ input low-level pulse width	250		ns



- Test conditions
- $V_{cc} = 5\text{ V} \pm 0.5\text{ V}$, $T_a = -20\text{ to }85\text{ }^\circ\text{C}$
 - Input timing voltage : $V_{IL} = 1.0\text{ V}$, $V_{IH} = 4.0\text{ V}$
 - Output timing voltage : $V_{OL} = 0.8\text{ V}$, $V_{OH} = 2.0\text{ V}$, $C_L = 50\text{ pF}$

APPENDIX


Appendix 9. M37906M4C-XXXFP electrical characteristics

External clock input

Timing Requirements ($V_{CC} = 5\text{ V} \pm 0.5\text{ V}$, $V_{SS} = 0\text{ V}$, $T_a = -20\text{ to }85\text{ }^{\circ}\text{C}$, $f(X_{IN}) = 20\text{ MHz}$, unless otherwise noted)

Symbol	Parameter	Limits		Unit
		Min.	Max.	
t_c	External clock input cycle time	50		ns
$t_{w(half)}$	External clock input pulse width with half input-voltage	$0.45\ t_c$	$0.55\ t_c$	ns
$t_{w(H)}$	External clock input high-level pulse width	$0.5\ t_c - 8$		ns
$t_{w(L)}$	External clock input low-level pulse width	$0.5\ t_c - 8$		ns
t_r	External clock input rise time		8	ns
t_f	External clock input fall time		8	ns

External clock input



Test conditions

- $V_{CC} = 5\text{ V} \pm 0.5\text{ V}$, $T_a = -20\text{ to }85\text{ }^{\circ}\text{C}$
- Input timing voltage : $V_{IL} = 1.0\text{ V}$, $V_{IH} = 4.0\text{ V}$ ($t_{w(H)}$, $t_{w(L)}$, t_r , t_f)
- Input timing voltage : 2.5 V (t_c , $t_{w(half)}$)


Appendix 10. M37906M4C-XXXFP standard characteristics

Standard characteristics described below are just examples of the M37906M4C-XXXFP's characteristics and are not guaranteed. For each parameter's limits, refer to sections "Appendix 9. M37906M4C-XXXFP electrical characteristics."

1. Programmable I/O port (CMOS output) standard characteristics: P1, P2, P5, P7


(1) P-channel I_{OH} - V_{OH} characteristics

Power source voltage: $V_{CC} = 5\text{ V}$



(2) N-channel I_{OL} - V_{OL} characteristics

Power source voltage: $V_{CC} = 5\text{ V}$




APPENDIX

Appendix 10. M37906M4C-XXXFP standard characteristics

2. Programmable I/O port (CMOS output) standard characteristics: P6


(1) P-channel I_{OH} - V_{OH} characteristics

Power source voltage: $V_{CC} = 5\text{ V}$




(2) N-channel I_{OL} - V_{OL} characteristics

Power source voltage: $V_{CC} = 5\text{ V}$



Appendix 10. M37906M4C-XXXFP standard characteristics

3. I_{CC} - $f(X_{IN})$ standard characteristics



Measurement condition

- $V_{CC} = 5.0$ V
- $T_a = 25$ °C
- $f(X_{IN})$: square waveform input
- Single-chip mode
- PLL frequency multiplier is inactive.
- External clock input select bit = "1"

APPENDIX

Appendix 10. M37906M4C-XXXFP standard characteristics


4. A-D converter standard characteristics

The lower lines of the graph indicate the absolute precision errors. These are expressed as the deviation from the ideal value when the output code changes. For example, the change in M37906M4C-XXXFP's output code from 159 to 160 should occur at 797.5 mV, but the measured value is +2.75 mV. Accordingly, the measured point of change is $797.5 + 2.75 = 800.25$ mV.

The upper lines of the graph indicate the input voltage width for which the output code is constant. For example, the measured input voltage width for which the output code is 56 is 6.0 mV, so that the differential non-linear error is $6.0 - 5 = 1.0$ mV (0.20 LSB).

Appendix 10. M37906M4C-XXXFP standard characteristics

(Measurement conditions $V_{CC} = 5.0\text{ V}$, $V_{REF} = 5.12\text{ V}$, $f(f_{sys}) = 20\text{ MHz}$, $T_a = 25\text{ }^{\circ}\text{C}$, $\phi_{AD} = f(f_{sys})$ divided by 2)



APPENDIX

Appendix 11. Memory assignment of 7906 Group

Appendix 11. Memory assignment of 7906 Group

1. M37906F8, M37906M8




Fig. 12 Memory assignments of M37906F8, M37906M8

2. M37906M6




Fig. 13 Memory assignment of M37906M6

Appendix 11. Memory assignment of 7906 Group

3. M37906M4




Fig. 14 Memory assigment of M37906M4

Blank Page

mitsubishi semiconductors
user's manual
7906 Group Rev.2.0

Dec. 20, 2001

Edited by
Committee of editing of Mitsubishi Semiconductor USER'S MANUAL

Published by
Mitsubishi Electric Corp., Semiconductor Marketing Division

This book, or parts thereof, may not be reproduced in any form without permission of Mitsubishi Electric Corporation.

©2001 MITSUBISHI ELECTRIC CORPORATION

User's Manual

7906 Group

Renesas Technology Corp.

Nippon Bldg., 6-2, Otemachi 2-chome, Chiyoda-ku, Tokyo, 100-0004 Japan