To all our customers

## Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note : Mitsubishi Electric will continue the business operations of high frequency \& optical devices and power devices.

Renesas Technology Corp.
Customer Support Dept.
April 1, 2003

## MITSUBISHI 16-BIT SINGLE-CHIP MICROCOMPUTER 7700 FAMILY / 7900 SERIES



## http://www.infomicom.maec.co.jp/indexe.htm

Before using this material, please visit the above website to confirm that this is the most current document available.

## Keep safety first in your circuit designs!

- Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.


## Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.
- Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Mitsubishi Electric Corporation by various means, including the Mitsubishi Semiconductor home page (http:// www.mitsubishichips.com).
- When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/ or the country of destination is prohibited.
- Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.



## Preface

This manual describes the hardware of the Mitsubishi CMOS 16-bit microcomputers 7905 Group. After reading this manual, the user will be able to understand the functions, so that they can utilize their capabilities fully.

For details of software, refer to the "7900 Series Software Manual."
For details of development support tools, refer to the "Mitsubishi Microcomputer Development Support Tools" Homepage (http://www.tool-spt.maec.co.jp/index_e.htm).

## BEFORE USING THIS MANUAL

## 1. Constitution

This user's manual consists of the following chapters. Refer to the chapters relevant to the products and processor mode.
In this manual, "M37905" means all of or one of the 7905 Group products, unless otherwise noted. Each chapter, except for Chapter 19, describes functions of the 7905 Group product at MD0 and MD1 $=$ Vss level.

## - Chapter 1. DESCRIPTION to Chapter 17. DEBUG FUNCTION

Functions which are common to all products is described.

- Chapter 18. APPLICATIONS

Example of application are described.

## - Chapter 19. FLASH MEMORY VERSION

Characteristics information for the flash memory version is described.

## - Appendix

Practical information for using the 7906 Group is described.

## 2. Remark

## - Product expansion

Refer to the latest datasheets or catalogs.

## - Electrical characteristics

Refer to the latest datasheets.

## - Software

Refer to the "7900 Series Software Manual."

- Development support tools

Refer to the latest datasheets or catalogs.

## Please Visit Our Web Site.

- Mitsubishi MCU Technical Information (http://www.infomicom.maec.co.jp/indexe.htm)
- Mitsubishi Microcomputer Development Support Tools (http://www.tool-spt.maec.co.jp/index_e.htm)


## 3. Signal levels in Figure

As a rule, signal levels in each operation example and timing diagram are as follows.

- Signal levels

The upper line indicates " 1 ," and the lower line indicates " 0 ."

- Input/Output levels of pin

The upper line indicates "H," and the lower line indicates "L."
Foe the exception, the level is shown on the left side of a signal.

## 4. Register structure

The view of the register structure is described below:


## Table of contents

CHAPTER 1. DESCRIPTION
1.1 Performance overview ..... 1-2
1.2 Pin configuration ..... 1-3
1.3 Pin description ..... 1-5
1.4 Block diagram ..... 1-7
CHAPTER 2. CENTRAL PROCESSING UNIT (CPU)
2.1 Central processing unit (CPU) ..... 2-2
2.1.1 Accumulator (Acc) ..... 2-3
2.1.2 Index register $X(X)$ ..... 2-3
2.1.3 Index register Y (Y) ..... 2-3
2.1.4 Stack pointer (S) ..... 2-4
2.1.5 Program counter (PC) ..... 2-5
2.1.6 Program bank register (PG) ..... 2-5
2.1.7 Data bank register (DT) ..... 2-5
2.1.8 Direct page register 0 to 3 (DPR0 to DPR3) ..... 2-6
2.1.9 Processor status register (PS) ..... 2-8
2.2 Bus interface unit (BIU) ..... 2-10
2.2.1 Instruction prefetch ..... 2-11
2.2.2 Data Transfer (read and write) ..... 2-12
2.3 Access space ..... 2-14
2.4 Memory assignment ..... 2-15
2.4.1 Memory assignment in internal area ..... 2-15
2.5 Processor modes ..... 2-19
2.5.1 Single-chip mode ..... 2-19
2.5.2 Setting of processor mode ..... 2-20
[Precautions for setting of processor mode] ..... 2-21
CHAPTER 3. RESET
3.1 Reset operation ..... 3-2
3.1.1 Hardware reset ..... 3-2
3.1.2 Software reset ..... 3-3
3.1.3 Power-on reset ..... 3-4
3.2 Pin state ..... 3-5
3.3 State of internal area ..... 3-6
3.4 Internal processing sequence after reset ..... 3-15
CHAPTER 4. CLOCK GENERATING CIRCUIT
4.1 Oscillation circuit examples ..... 4-2
4.1.1 Connection example with resonator/oscillator ..... 4-2
4.1.2 Externally generated clock input example ..... 4-2
4.1.3 Connection example of filter circuit ..... 4-3
4.2 Clocks ..... 4-4
4.2.1 Clocks generated in clock generating circuit ..... 4-5
4.2.2 Clock control register 0 ..... 4-6
4.2.3 Particular function select register 0 ..... 4-9
[Precautions for clock generating circuit] ..... 4-11
CHAPTER 5. INPUT/OUTPUT PINS
5.1 Overview ..... 5-2
5.2 Programmable I/O ports ..... 5-2
5.2.1 Direction register ..... 5-3
5.2.2 Port register ..... 5-4
5.2.3 Pin $\overline{\mathrm{P}_{2} \mathrm{OUT} \mathrm{cut}^{\prime}} / \overline{\mathrm{NT}_{0}}$ (Port-P4-output-cutoff signal input pin) ..... 5-7
5.2.4 Pin $\overline{\mathrm{P} 6 \mathrm{OUT} \text { cut }} / \overline{\mathrm{NT}_{4}}$ (Port-P6-output-cutoff signal input pin) ..... 5-7
5.3 Examples of handling unused pins ..... 5-8
CHAPTER 6. INTERRUPTS
6.1 Overview ..... 6-2
6.2 Interrupt sources ..... 6-3
6.3 Interrupt control ..... 6-5
6.3.1 Interrupt disable flag (I) ..... 6-7
6.3.2 Interrupt request bit ..... 6-7
6.3.3 Interrupt priority level select bits and Processor interrupt priority level (IPL) ..... 6-7
6.4 Interrupt priority level ..... 6-9
6.5 Interrupt priority level detection circuit ..... 6-10
6.6 Interrupt priority level detection time ..... 6-12
6.7 Sequence from acceptance of interrupt request until execution of interrupt routine ..... 6-13
6.7.1 Change in IPL at acceptance of interrupt request ..... 6-14
6.7.2 Push operation for registers ..... 6-15
6.8 Return from interrupt routine ..... 6-16
6.9 Multiple interrupts ..... 6-16
6.10 External interrupts ..... 6-18
6.10.1 $\overline{\mathrm{INT}}$ i interrupt ..... 6-18
6.10.2 Functions of $\overline{I N T} T_{i}$ interrupt request bit ..... 6-20
6.10.3 Switching of $\overline{\mathrm{NT}} \mathrm{T}_{\mathrm{i}}$ to interrupt request occurrence factor ..... 6-21
[Precautions for interrupts] ..... 6-22
CHAPTER 7. TIMER A
7.1 Overview ..... 7-2
7.2 Block description ..... 7-3
7.2.1 Counter and Reload register (timer Ai register) ..... 7-4
7.2.2 Timer A clock division select register ..... 7-5
7.2.3 Count start register ..... 7-6
7.2.4 Timer Ai mode register ..... 7-7
7.2.5 Timer Ai interrupt control register ..... 7-8
7.2.6 Port P2, port P4 and port P6 direction registers ..... 7-9
7.3 Timer mode ..... 7-11
7.3.1 Setting for timer mode ..... 7-13
7.3.2 Operation in timer mode ..... 7-14
7.3.3 Select function ..... 7-15
[Precautions for timer mode] ..... 7-17
7.4 Event counter mode ..... 7-18
7.4.1 Setting for event counter mode ..... 7-21
7.4.2 Operation in event counter mode ..... 7-23
7.4.3 Switching between countup and countdown ..... 7-24
7.4.4 Selectable functions ..... 7-26
[Precautions for event counter mode] ..... 7-28
7.5 One-shot pulse mode ..... 7-29
7.5.1 Setting for one-shot pulse mode ..... 7-31
7.5.2 Trigger ..... 7-33
7.5.3 Operation in one-shot pulse mode ..... 7-35
[Precautions for one-shot pulse mode] ..... 7-37
7.6 Pulse width modulation (PWM) mode ..... 7-38
7.6.1 Setting for PWM mode ..... 7-41
7.6.2 Trigger ..... 7-43
7.6.3 Operation in PWM mode ..... 7-44
[Precautions for pulse width modulation (PWM) mode] ..... 7-48
CHAPTER 8. TIMER B
8.1 Overview ..... 8-2
8.2 Block description ..... 8-2
8.2.1 Counter and Reload register (timer Bi register) ..... 8-3
8.2.2 Count start register ..... 8-4
8.2.3 Timer Bi mode register ..... 8-4
8.2.4 Timer Bi interrupt control register ..... 8-5
8.2.5 Port P2 direction register, Port P5 direction register ..... 8-6
8.2.6 Count source (in timer mode and pulse period/pulse width measurement mode) ..... 8-7
8.3 Timer mode ..... 8-8
8.3.1 Setting for timer mode ..... 8-10
8.3.2 Operation in timer mode ..... 8-11
[Precautions for timer mode] ..... 8-12
8.4 Event counter mode ..... 8-13
8.4.1 Count source ..... 8-15
8.4.2 Setting for event counter mode ..... 8-16
8.4.3 Operation in event counter mode ..... 8-17
[Precautions for event counter mode] ..... 8-18
8.5 Pulse period/Pulse width measurement mode ..... 8-19
8.5.1 Setting for pulse period/pulse width measurement mode ..... 8-22
8.5.2 Operation in pulse period/pulse width measurement mode ..... 8-23
[Precautions for pulse period/pulse width measurement mode] ..... 8-29
CHAPTER 9. PULSE OUTPUT PORT MODE
9.1 Overview ..... 9-2
9.2 Block description of pulse output port 0 ..... 9-4
9.2.1 Waveform output mode register ..... 9-5
9.2.2 Three-phase output data registers 0, 1 ..... 9-8
9.2.3 Port P5 direction register ..... 9-11
9.2.4. Timers A0 to A4 ..... 9-12
9.2.5. Pin P6OUTcut (pluse-output-cutoff signal input pin) ..... 9-14
9.3 Block description of pulse output port 1 ..... 9-15
9.3.1 Pluse output control register ..... 9-16
9.3.2 Pulse output data registers 0,1 ..... 9-19
9.3.3 Port P5 direction register ..... 9-22
9.3.4. Timers A5 to A9 ..... 9-23
9.3.5. Pin $\overline{\mathrm{P} 4 O U T c u t}$ (pulse-output-cutoff signal input pin) ..... 9-25
9.4 Setting of pulse output port mode ..... 9-26
9.5 Pulse output port mode operation ..... 9-31
9.5.1 Pulse output trigger ..... 9-31
9.5.2 Operation at internal trigger ..... 9-32
9.5.3 Operation at external trigger ..... 9-35
[Precautions for pulse output mode] ..... 9-36
CHAPTER 10. THERR-PHASE WAVEFORM MODE
10.1 Overview ..... 10-2
10.2 Block description ..... 10-4
10.2.1 Waveform output mode register ..... 10-5
10.2.2 Dead-time timer register ..... 10-7
10.2.3 Three-phase output data register 0 ..... 10-9
10.2.4 Three-phase output data register 1 ..... 10-10
10.2.5 Position-data-retain function control register ..... 10-12
10.2.6 Port P5 direction register ..... 10-13
10.2.7 Timers A0 through A2 ..... 10-13
10.2.8 Timer A3 ..... 10-15
10.2.9 Output polarity set toggle flip-flop ..... 10-16
10.2.10 Three-phase waveform mode I/O pins ..... 10-17
10.2.11 Pin P6OUTcut (three-phase waveform-output-forcibly-cutoff signal input pin) ..... 10-17
10.3 Three-phase mode 0 ..... 10-18
10.3.1 Setting for three-phase mode 0 ..... 10-18
10.3.2 Operation in three-phase wave mode 0 ..... 10-22
10.4 Three-phase mode 1 ..... 10-27
10.4.1 Setting for three-phase mode 1 ..... 10-27
10.4.2 Operation in three-phase wave mode 1 ..... 10-31
10.5 Three-phase waveform output fixation ..... 10-34
10.6 Position-data-retain function ..... 10-36
10.6.1 Operation of position-data-retain function ..... 10-36
[Precautions for three-phase waveform mode] ..... 10-37
CHAPTER 11. SERIAL I/O
11.1 Overview ..... 11-2
11.2 Block description ..... 11-3
11.2.1 UARTi transmit/receive mode register ..... 11-4
11.2.2 UARTi transmit/receive control register 0 ..... 11-6
11.2.3 UARTi transmit/receive control register 1 ..... 11-8
11.2.4 UARTi transmit register and UARTi transmit buffer register ..... 11-10
11.2.5 UARTi receive register and UARTi receive buffer register ..... 11-12
11.2.6 UARTi baud rate register (BRGi) ..... 11-14
11.2.7 UARTi transmit interrupt control and UARTi receive interrupt control registers ..... 11-15
11.2.8 Serial I/O pin control register ..... 11-17
11.2.9 Port P1 direction register, port P8 direction register ..... 11-18
11.2.10 CTS/RTS function ..... 11-19
11.3 Clock synchronous serial I/O mode ..... 11-21
11.3.1 Transfer clock (Synchronizing clock) ..... 11-21
11.3.2 Transfer data format ..... 11-23
11.3.3 Method of transmission ..... 11-24
11.3.4 Transmit operation ..... 11-27
11.3.5 Method of reception ..... 11-29
11.3.6 Receive operation ..... 11-32
11.3.7 Processing on detecting overrun error ..... 11-35
[Precautions for clock synchronous serial I/O mode] ..... 11-36
11.4 Clock asynchronous serial I/O (UART) mode ..... 11-37
11.4.1 Transfer rate (Frequency of transfer clock) ..... 11-38
11.4.2 Transfer data format ..... 11-40
11.4.3 Method of transmission ..... 11-41
11.4.4 Transmit operation ..... 11-45
11.4.5 Method of reception ..... 11-48
11.4.6 Receive operation ..... 11-51
11.4.7 Processing on detecting error ..... 11-53
11.4.8 Sleep mode ..... 11-54
[Precautions for clock asynchronous serial I/O (UART) mode] ..... 11-55
CHAPTER 12. A-D CONVERTER
12.1 Overview ..... 12-2
12.2 Block description ..... 12-4
12.2.1 A-D control registers 0 , 1 , and 2 ..... 12-5
12.2.2 A-D register i ( $\mathrm{i}=0$ to 11) ..... 12-10
12.2.3 Comparator function select register 0,1 and comparator result register 0,1 ..... 12-12
12.2.4 A-D conversion interrupt control register ..... 12-14
12.2.5 Port P7 direction register, port P8 direction register ..... 12-15
12.3 A-D conversion method ..... 12-16
12.4 Absolute accuracy and Differential non-linearity error ..... 12-19
12.4.1 Absolute accuracy ..... 12-19
12.4.2 Differential non-linearity error ..... 12-20
12.5 Comparison voltage in 8-bit resolution mode ..... 12-21
12.6 Comparator function ..... 12-22
12.7 One-shot mode ..... 12-23
12.7.1 Settings for one-shot mode ..... 12-23
12.7.2 One-shot mode operation ..... 12-25
12.8 Repeat mode ..... 12-26
12.8.1 Settings for repeat mode ..... 12-26
12.8.2 Repeat mode operation ..... 12-28
12.9 Single sweep mode ..... 12-29
12.9.1 Settings for single sweep mode ..... 12-29
12.9.2 Single sweep mode operation ..... 12-31
12.10 Repeat sweep mode 0 ..... 12-32
12.10.1 Settings for repeat sweep mode 0 ..... 12-32
12.10.2 Repeat sweep mode 0 operation ..... 12-34
12.11 Repeat sweep mode 1 ..... 12-35
12.11.1 Settings for repeat sweep mode 0 ..... 12-35
12.11.2 Repeat sweep mode 1 operation ..... 12-39
[Precautions for A-D converter] ..... 12-40
CHAPTER 13. D-A CONVERTER
13.1 Overview ..... 13-2
13.2 Block description ..... 13-2
13.2.1 D-A control register ..... 13-3
13.2.2 D-A Register i (i = 0, 1) ..... 13-3
13.3 D-A conversion method ..... 13-4
13.4 Setting method ..... 13-5
13.5 Operation description ..... 13-5
[Precautions for D-A converter] ..... 13-6
CHAPTER 14. WATCHDOG TIMER
14.1 Block description ..... 14-2
14.1.1 Watchdog timer ..... 14-3
14.1.2 Watchdog timer frequency select register ..... 14-3
14.1.3 Particular function select register 2 ..... 14-4
14.2 Operation description ..... 14-5
14.2.1 Basic operation ..... 14-5
14.2.2 Stop period ..... 14-7
14.2.3 Operations in stop mode ..... 14-7
[Precautions for watchdog timer] ..... 14-8
CHAPTER 15. STOP AND WAIT MODES
15.1 Overview ..... 15-2
15.2 Block description ..... 15-3
15.2.1 Particular function select register 0 ..... 15-4
15.2.2 Particular function select register 1 ..... 15-6
15.2.3 Watchdog timer frequency select register ..... 15-7
15.3 Stop mode ..... 15-8
15.3.1 Terminate operation at interrupt request occurrence (when using watchdog timer) ..... 15-8
15.3.2 Terminate operation at interrupt request occurrence (when not using watchdog timer) ..... 15-9
15.3.3 Terminate operation at hardware reset ..... 15-11
15.4 Wait mode ..... 15-12
15.4.1 Terminate operation at interrupt request occurrence ..... 15-12
15.4.2 Terminate operation at hardware reset ..... 15-12
CHAPTER 16. POWER SAVING FUNCTIONS
16.1 Overview ..... 16-2
16.1.1 Particular function select register 0 ..... 16-3
16.1.2 Particular function select register 1 ..... 16-5
16.2 Inactivity of system clock in wait mode ..... 16-6
16.3 Stop of oscillation circuit ..... 16-7
16.4 Pin Vref disconnection ..... 16-7
CHAPTER 17. DEBUG FUNCTION
17.1 Overview ..... 17-2

## Table of contents

17.2 Block description ..... 17-2
17.2.1 Debug control register 0 ..... 17-3
17.2.2 Debug control register 1 ..... 17-4
17.2.3 Address compare registers 0 and 1 ..... 17-5
17.3 Address matching detection mode ..... 17-6
17.3.1 Setting procedure for address matching detection mode ..... 17-6
17.3.2 Operations in address matching detection mode ..... 17-7
17.4 Out-of-address-area detection mode ..... 17-10
17.4.1 Setting procedure for out-of-address-area detection mode ..... 17-10
17.4.2 Operations in out-of-address-area detection mode ..... 17-11
[Precautions for debug function] ..... 17-12
CHAPTER 18. APPLICATIONS
18.1 Application examples of A-D converter ..... 18-2
18.1.1 Application example of $A-D$ converter, using single sweep mode with pins $A N_{0}$ to $A N_{11}$ ..... 18-2
CHAPTER 19. FLASH MEMORY VERSION
19.1 Overview ..... 19-2
19.1.1 Memory assignment ..... 19-4
19.1.2 Single-chip mode ..... 19-6
19.1.3 Boot mode ..... 19-8
19.2 Flash memory CPU reprogramming mode ..... 19-9
19.2.1 Flash memory control register ..... 19-10
19.2.2 Status register ..... 19-12
19.2.3 Setting and Terminate procedure for flash memory CPU reprogramming mode ..... 19-13
19.2.4 Software commands ..... 19-14
19.2.5 Full status check ..... 19-16
19.2.6 Electrical characteristics ..... 19-17
[Precautions for flash memory CPU reprogramming mode] ..... 19-18
19.3 Flash memory serial I/O mode ..... 19-19
19.3.1 Pin description ..... 19-19
19.3.2 Example of handling control pins in flash memory serial I/O mode ..... 19-23
[Precautions for flash memory serial I/O mode] ..... 19-25
19.4 Flash memory parallel I/O mode ..... 19-26
[Precautions for flash memory parallel I/O mode] ..... 19-27
APPENDIX
Appendix 1. Memory assignment in SFR area ..... 20-2
Appendix 2. Control registers ..... 20-10
Appendix 3. Package outline ..... 20-52
Appendix 4. Examples of handling unused pins ..... 20-53
Appendix 5. Hexadecimal instruction code table ..... 20-54
Appendix 6. Machine instructions ..... 20-62
Appendix 7. Countermeasure against noise ..... 20-104
Appendix 8. 7905 Group Q \& A ..... 20-110
Appendix 9. M37905M4C-XXXFP electrical characteristics ..... 20-117
Appendix 10. M37905M4C-XXXFP Standard characteristics ..... 20-126
Appendix 11. Memory assignment of 7905 Group ..... 20-131

## Blank Page

## CHAPTER <br> DESCRIPTION

1.1 Performance overview<br>1.2 Pin configuration<br>1.3 Pin description<br>1.4 Block diagram

## DESCRIPTION

### 1.1 Performance overview

### 1.1 Performance overview

Table 1.1.1 lists the performance overview of the M37905M4C-XXXFP/SP.
Table 1.1.1 M37905M4C-XXXFP/SP performance overview

| Items |  | Performance |
| :---: | :---: | :---: |
| Number of basic instructions |  | 203 |
| Instruction execution time |  | 50 ns (the minimum instruction at $\mathrm{f}\left(\mathrm{f}_{\text {sys }}\right)=20 \mathrm{MHz}$ ) |
| External clock input frequency $f($ Xin) |  | 20 MHz (maximum) |
| System clock frequency $f\left(\mathrm{f}_{\text {sys }}\right)$ |  | 20 MHz (maximum) |
| Memory sizes | ROM | 32 Kbyte |
|  | RAM | 1024 bytes |
| Programmable Input/Output ports | P1, P2, P4, P6, P7 | 8 bits $\times 5$ |
|  | P5 | 6 bits $\times 1$ |
|  | P8 | 4 bits $\times 1$ |
| Multifunctional timer | TA0-TA9 | 16 bits $\times 10$ |
|  | TB0-TB2 | 16 bits $\times 3$ |
| Serial I/O | UART0, UART1, UART2 | (UART or clock synchronous serial I/O) $\times 3$ |
| A-D converter |  | 10-bit successive approximation method $\times 1$ (12 channels) |
| D-A converter |  | 8 bits $\times 2$ |
| Watchdog timer |  | 12 bits $\times 1$ |
| Interrupt | Maskable | 8 external, 20 internal <br> (Any of priority levels 0 through 7 can be set for each interrupt, by software.) |
|  | Non-maskable | 3 internal |
| Clock generating circuit |  | Built-in (externally connected to a ceramic resonator or a quartz-crystal oscillator) |
| PLL frequency multiplier |  | Double, Triple, or Quadruple |
| Power source voltage |  | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ |
| Power dissipation |  | $125 \mathrm{~mW}\left(\right.$ at $\mathrm{f}\left(\mathrm{f}_{\text {sys }}\right)=20 \mathrm{MHz}$ |
| Port Input/Output characteristics | Input/Output withstand voltage | 5 V |
|  | Output current | 5 mA |
| Memory expansion |  | Not available. (Single-chip mode only) |
| Operating ambient temperature range |  | $-20^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| Device structure |  | CMOS high-performance silicon gate process |
| Package | M37905M4C-XXXFP | 64-pin plastic molded QFP (64P6N-A) |
|  | M37905M4C-XXXSP | 64-pin shrink plastic molded SDIP (64P4B) |

### 1.2 Pin configuration

Figure 1.2.1 shows the M37905M4C-XXXSP pin configuration, and Figure 1.2.2 shows the M37905M4CXXXFP pin configuration.


Note: Allocation of pins TB0In to TB2IN can be switched by software.

## Outline 64P4B

Fig. 1.2.1 M37905M4C-XXXSP pin configuration (outline 64P4B, top view)

### 1.2 Pin configuration



Fig. 1.2.2 M37905M4C-XXXFP pin configuration (outline 64P6N-A, top view)

### 1.3 Pin description

Tables 1.3.1 and 1.3.2 list the pin description.

Table 1.3.1 Pin description (1)

| Pin | Name | Input/Output | Function |
| :---: | :---: | :---: | :---: |
| Vcc, Vss | Power source input | - | Apply $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ to pin Vcc and 0 V to pin Vss. |
| MD0 | MD0 | Input | This pin switches the operating mode. This is only for the single-chip mode, so connect this pin to Vss. |
| MD1 | MD1 |  |  |
| RESET | Reset input | Input | The microcomputer is reset when "L" level is input to this pin. |
| XIN | Clock input | Input | Pins $X_{\text {in }}$ and Xout are the input and output pins of the clock generating circuit, respectively. Connect these pins via a ceramic resonator or a quartz-crystal oscillator. When an external clock is input, this clock should be input to pin $\mathrm{Xin}_{\mathrm{IN}}$, and pin Xout should be left open. |
| Xout | Clock output | Output |  |
| V ${ }_{\text {cont }}$ | Filter circuit connection | - | To use the PLL frequency multiplier, be sure to connect this pin to the filter circuit. |
| AVcc | Analog power source input | - | The power source input pin for the A-D converter. Connect this pin to Vcc. |
| AVss |  |  | The power source input pin for the A-D and D-A converters. Connect this pin to Vss. |
| $V_{\text {ref }}$ | Reference voltage input | Input | This is the reference voltage input pin for the A-D and D-A converters. |
| P10-P17 | I/O port P1 | I/O | PO is an 8-bit CMOS I/O port and has an I/O direction register. Each pin can function as an input or output port pin. By software, these pins can function as I/O pins for serial I/O. |
| $\mathrm{P} 20-\mathrm{P} 27$ | I/O port P2 | I/O | P 2 is an 8-bit I/O port with the same function as port P1. By software, these pins can function as $\mathrm{I} / \mathrm{O}$ pins for timers A4 and A9. Also, these pins can function as input pins for timers B0 to B2. |
| P40-P47 | I/O port P4 | I/O | P 4 is an 8-bit I/O port with the same function as port P1. By software, these pins can function as I/O pins for timers A5 to A8, or as motor drive waveform output pins. |
| $\begin{aligned} & \mathrm{P} 5_{1-}^{-P} 5_{3}, \\ & P 5_{5}-\mathrm{P} 57 \end{aligned}$ | I/O port P5 | I/O | P5 is a 6-bit I/O port with the same function as port P1. By software, these pins can function as input pins for timers B0 to B2, input pins for external interrupts, position data input pins in the three-phrase waveform mode, or trigger input pins in the pulse output port mode. |
| P60-P67 | I/O port P6 | I/O | P 6 is an 8 -bit I/O port with the same function as port P1. By software, these pins can function as I/O pins for timers A0 to A3, or as motor drive waveform output pins. |

### 1.3 Pin description

Table 1.3.2 Pin description (2)

| Pin | Name | Input/Output | Function |
| :---: | :---: | :---: | :---: |
| $\mathrm{P} 70-\mathrm{P} 77$ | I/O port P7 | I/O | P7 is an 8-bit I/O port with the same function as port P1. By software, these pins can function as input pins for the A-D converter, or output pins for the D-A converter. |
| P80-P83 | I/O port P8 | I/O | P 8 is a 4-bit I/O port with the same function as port P1. By software, these pins can function as input pins for the A-D converter, output pins for the D-A converter, or as I/O pins for serial I/O. |
| $\overline{\text { P4OUTcut }}$ | $\overline{\text { P4OUTcut }}$ input | Input | This pin has the function to forcibly place port P4 pins in the input mode (port-output-cutoff function). Also, this pin functions as an input pin for $\overline{\mathrm{NT}_{0}}$, and as an input pin for the port-outputcutoff function in the motor drive waveform output mode. |
| $\overline{\text { P6OUTCUT }}$ | $\overline{\text { P6OUTcut }}$ input | Input | This pin has the function to forcibly place port P6 pins in the input mode (port-output-cutoff function). Also, this pin functions as an input pin for $\overline{\mathrm{NT}_{4}}$, and as an input pin for the port-outputcutoff function in the motor drive waveform output mode. |

### 1.4 Block diagram

Figure 1.4.1 shows the M37905 block diagram.


Fig. 1.4.1 M37905 block diagram

## DESCRIPTION

1.4 Block diagram

MEMORANDUM

## CHAPTER 2 CENTRAL PROCESSING UNIT (CPU)

2.1 Central processing unit (CPU)
2.2 Bus interface unit (BIU)
2.3 Access space
2.4 Memory assignment
2.5 Processor modes
[Precautions for setting of processor mode]

## CENTRAL PROCESSING UNIT (CPU)

### 2.1 Central processing unit (CPU)

### 2.1 Central processing unit (CPU)

The CPU (Central Processing Unit) has 13 registers shown in Figure 2.1.1.


Fig. 2.1.1 CPU registers

### 2.1.1 Accumulator (Acc)

Accumulators A and B are available. Also, accumulators A and B can be connected in series in order to be used as a 32-bit accumulator (accumulator E).

## (1) Accumulator A (A)

Accumulator $A$ is the main register of the microcomputer. The transaction of data such as calculation, data transfer, and input/output are performed mainly through accumulator A. It consists of 16 bits, and the low-order 8 bits can also be used separately. The data length flag ( m ) determines whether the register is used as a 16-bit register or as an 8-bit register. Flag m is a part of the processor status register, which is described later. When an 8 -bit register is selected, only the low-order 8 bits of accumulator $A$ are used, and the contents of the high-order 8 bits is unchanged.
(2) Accumulator $B$ (B)

Accumulator $B$ is a 16 -bit register with the same function as accumulator $A$. Accumulator $B$ can be used instead of accumulator $A$. The use of accumulator B, however except for some instructions, requires more instruction bytes and execution cycles than those of accumulator $A$. Accumulator $B$ is also affected by flag $m$ just as in accumulator $A$.
(3) Accumulator E (E)

This 32-bit accumulator consists of accumulator A located in the low-order 16 bits and accumulator B located in the high-order 16 bits. This accumulator is used by an instruction that handles 32-bit data. It is not affected by flag $m$.

### 2.1.2 Index register $X$ (X)

Index register $X$ consists of 16 bits and the low-order 8 bits can also be used separately. The index register length flag ( $x$ ) determines whether the register is used as a 16-bit register or as an 8-bit register. Flag $x$ is a part of the processor status register, which is described later. When an 8-bit register is selected, only the low-order 8 bits of index register $X$ are used, and the contents of the high-order 8 bits are not unchanged.
In an addressing mode in which index register $X$ is used as an index register, the address obtained by adding the contents of this register to the operand's contents is accessed.
Also, each of the MVP, MVN and RMPA instructions uses index register X.

* Refer to "7900 Series Software Manual" for addressing modes and instructions.


### 2.1.3 Index register $Y(Y)$

Index register $Y$ is a 16-bit register with the same function as index register $X$. Just as in index register $X$, this register is affected by flag $X$.

## CENTRAL PROCESSING UNIT (CPU)

### 2.1 Central processing unit (CPU)

### 2.1.4 Stack pointer (S)

The stack pointer ( $S$ ) is a 16-bit register. It is used for a subroutine call or an interrupt. It is also used when addressing modes using the stack are executed. The contents of $S$ indicate an address (stack area) for storing registers during subroutine calls and interrupts. Bank 016 is specified for the stack area. (Refer to section "2.3 Access space.")
When an interrupt request is accepted, the microcomputer stores the contents of the program bank register (PG) at the address indicated by the contents of $S$ and decrements the contents of $S$ by 1 . Then the contents of the program counter (PC) and the processor status register (PS) are stored. The contents of $S$ after accepting an interrupt request is equal to the contents of $S$ decremented by 5 before accepting of the interrupt request. (See Figure 2.1.2.)
When completing the process in the interrupt routine and returning to the original routine, the contents of registers stored in the stack area are restored into the original registers in the reverse sequence $(P S \rightarrow P C \rightarrow P G)$ by executing the RTI instruction. The contents of $S$ is returned to the state before accepting an interrupt request.
The same operation is performed during a subroutine call, however, the contents of PS is not automatically stored. (The contents of PG may not be stored. This depends on the addressing mode.)
During interrupts or subroutine calls, the other registers are not automatically stored. Therefore, if the contents of these registers need to be held on, be sure to store them by software.
Additionally, the S's contents become "OFFF ${ }_{16}$ " at reset. The stack area changes when subroutines are nested or when multiple interrupt requests are accepted. Therefore, make sure of the subroutine's nesting depth not to destroy the necessary data.


Fig. 2.1.2 Contents of stack area after accepting interrupt request

* Refer to "7900 Series Software Manual" for addressing modes and instructions.


# CENTRAL PROCESSING UNIT (CPU) 

### 2.1 Central processing unit (CPU)

### 2.1.5 Program counter (PC)

The program counter is a 16-bit counter that indicates the low-order 16 bits of the address (24 bits) at which an instruction to be executed next (in other words, an instruction to be read out from an instruction queue buffer next) is stored. The contents of the high-order program counter (РСн) become "FF16," and the low-order program counter ( $\mathrm{PC}\left\llcorner\right.$ ) becomes " $\mathrm{FE}_{16}$ " at reset. The contents of the program counter becomes the contents of the reset's vector address (addresses FFFE $_{16}$, FFFF ${ }_{16}$ ) just after reset.
Figure 2.1 .3 shows the program counter and the program bank register.


Fig. 2.1.3 Program counter and Program bank register

### 2.1.6 Program bank register (PG)

The memory space is divided into units of 64 Kbytes. This unit is called "bank." (Refer to section "2.3 Access space.")
The program bank register is an 8 -bit register that indicates the high-order 8 bits of the address (24 bits) at which an instruction to be executed next (in other words, an instruction to be read out from an instruction queue buffer next) is stored. These 8 bits indicate a bank.
When a carry occurs after adding the contents of the program counter or adding the offset value to the contents of the program counter in the branch instruction and others, the contents of the program bank register is automatically incremented by 1 . When a borrow occurs after subtracting the contents of the program counter, the contents of the program bank register is automatically decremented by 1. Therefore, there is no need to consider bank boundaries during programming, usually.
This register is cleared to " $00_{16}$ " at reset.

### 2.1.7 Data bank register (DT)

The data bank register is an 8-bit register. In the following addressing modes using the data bank register, the contents of this register is used as the high-order 8 bits (bank) of a 24 -bit address to be accessed.

Use the LDT instruction when setting a value to this register.
This register is cleared to " $00_{16 \text { " }}$ at reset.

- Addressing modes using data bank register
-Direct indirect
-Direct indexed $X$ indirect
-Direct indirect indexed $Y$
- Absolute
- Absolute indexed $X$
-Absolute indexed Y
- Absolute bit relative
- Stack pointer relative indirect indexed $Y$
-Multiplied accumulation
* Refer to "7900 Series Software Manual" for addressing modes.


## CENTRAL PROCESSING UNIT (CPU)

### 2.1 Central processing unit (CPU)

### 2.1.8 Direct page register 0 to 3 (DPR0 to DPR3)

Each of direct page registers 0 to 3 (hereafter called the "DPRi") is a 16-bit register. The contents of this register specify the direct page area in bank $0_{16}$ or in the space across banks $0_{16}$ and $1_{16}$. The following addressing modes use DPRi.
The contents of the DPRi indicate the base address (the lowest address) of the direct page area. The direct page area is specified in the space above this address.
After reset, whether to use DPR0 only or DPR0 to DPR3 can be selected by the direct page register switch bit. (See Figure 2.1.5). This selection specifies the direct page area. Table 2.1.1 lists the selection of the direct page register. Figure 2.1 .4 shows setting examples of the direct page area.
At reset, DPR0 $=" 0000_{16, "}$ and each of DPR1 to DPR3 becomes undefined.

- Addressing modes using direct page register
- Direct
- Direct indexed $X$
- Direct indexed $Y$
- Direct indirect
- Direct indexed $X$ indirect
- Direct indirect indexed $Y$
- Direct indirect long

Table 2.1.1 Selection of direct page register

|  | Direct page register switch bit |  |
| :--- | :---: | :---: |
|  | 0 | 1 |
| Usable DPRi | DPR0 | DPR0 to DPR3 |

- Direct indirect long indexed $Y$
- Direct bit relative
* Refer to "7900 Series Software Manual" for addressing modes and instructions.


Note: When the low-order 8 bits of $D P R i=" 00$," the number of cycles required for address generation becomes 1 cycle smaller.

Fig. 2.1.4 Setting examples of direct page area

Processor mode register 1 (Address 5F ${ }_{16}$ )


| Bit | Bit name | Function | At reset | R/W |
| :---: | :--- | :--- | :---: | :---: |
| 0 | This bit may be either "0" or "1." | 1 | RW |  |
| 1 | Direct page register switch bit | $0:$ Only DPR0 is used. <br> $1:$ DPR0 through DPR3 are used. | 0 | RW <br> (Note 1) |
| 6 to 2 | Fix these bits to "00000." | 0 | RW |  |
| 7 | Internal ROM bus cycle select bit <br> (Note 2) | $0: 3 \phi$ <br> $1: 2 \phi$ | 0 | RW |

$X$ : It may be either " 0 " or " 1 ."
Notes 1: After reset, this bit is allowed to be changed only once. (During the software execution, be sure not to change this bit's content.)
2: To reprogram the internal flash memory by using the CPU reprogramming mode, clear this bit to " 0 ." (Refer to section "19.2 Flash memory CPU reprogramming mode.")

Fig. 2.1.5 Structure of processor mode register 1

## CENTRAL PROCESSING UNIT (CPU)

### 2.1 Central processing unit (CPU)

### 2.1.9 Processor status register (PS)

PS is an 11-bit register.
Figure 2.1.6 shows the structure of PS. Refer to "7900 Series Software Manual" for detale about the change of each bit.

| 0 | 0 | 0 | 0 | 0 | IPL | N | V | m | X | D | 1 | Z | C | Processor status register (PS) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Note: Be sure to fix bits 15 through 11 to " 0 ."

Fig. 2.1.6 Structure of PS
(1) Bit 0: Carry flag (C)

This flag retains a carry or a borrow generated in the arithmetic and logic unit (ALU) during an arithmetic operation. This flag is also affected by shift and rotate instructions.
Be sure to use the SEC or SEP instruction to set this flag to "1"; and be sure to use the CLC or CLP instruction to clear it to " 0 ".
The contents of this flag is undefined at reset.
(2) Bit 1: Zero flag (Z)

This flag is set to " 1 " when the result of an arithmetic operation or data transfer is " 0 ," and cleared to " 0 " when otherwise. This flag is invalid in the decimal arithmetic operation.
Be sure to use the SEP instruction to set this flag to "1"; and be sure to use the CLP instruction to clear it to "0."
The contents of this flag is undefined at reset.
(3) Bit 2: Interrupt disable flag (I)

This flag disables all maskable interrupts except the following: the address matching detection, watchdog timer, and 0 division interrupts. Interrupts are disabled when this flag is "1." When an interrupt request has been accepted, this flag is automatically set to "1," and multiple interrupts become disabled. Be sure to use the SEI or SEP instruction to set this flag to "1"; and be sure to use the CLI or CLP instruction to clear this flag to " 0 ."
This flag is set to " 1 " at reset.
(4) Bit 3: Decimal mode flag (D)

This flag determines whether addition and subtraction are performed in binary or decimal. Binary arithmetic operation is performed when this flag is " 0 ." When it is " 1, ," decimal arithmetic operation is performed with each 8 bits treated as 2-digit decimal (at $m=1$ ) or each 16 bits treated as 4-digit decimal (at $m=0$ ). Decimal adjust is automatically performed. Decimal operation is possible only with the ADC, ADCB, SBC and SBCB instructions. Be sure to use the SEP instruction to set this flag to "1"; and be sure to use the CLP instruction to clear it to "0."
This flag is cleared to " 0 " at reset.
(5) Bit 4: Index register length flag (x)

This flag determines whether each of index register $X$ and index register $Y$ is used as a 16-bit register or an 8 -bit register. That register is used as a 16 -bit register when this flag is " 0 ," and as an 8 -bit register when it is " 1 " (Note). Be sure to use the SEP instruction to set this flag to " 1 "; and be sure to use the CLP instruction to clear it to " 0 ."
This flag is cleared to " 0 " at reset.
(6) Bit 5: Data length flag (m)

This flag determines whether to use data as a 16-bit unit or as an 8-bit unit. Each data is treated as a 16 -bit unit when this flag is " 0 ," and as an 8 -bit unit when it is " 1 " (Note).
Be sure to use the SEM or SEP instruction to set this flag to " 1 ," and be sure to use the CLM or
CLP instruction to clear it to "0."
This flag is cleared to " 0 " at reset.
Note: When transferring data between registers which are different in bit length, this data is transferred with the length of the transfer destination register, except for the case where the TXA, TYA, TXB, TYB, and TXS instructions used. Refer to " 7900 series software manual" for detail.
(7) Bit 6: Overflow flag (V)

This flag is used when addition or subtraction is performed with a word regarded as signed binary. The overflow flag is set to " 1 " when the result of addition or subtraction exceeds the range between -2147483648 and +2147483647 (when 32 -bit length operation), the range between -32768 and +32767 (when 16-bit length operation), or the range between -128 and +127 (when 8 -bit length operation).
The overflow flag is also set to "1" when the operation result of the DIV or DIVS instruction exceeds the length of the register which will store that result. This flag is invalid in the decimal mode. Be sure to use the SEP instruction to set this flag to "1," and be sure to use the CLV or CLP instruction to clear it to "0."
The contents of this flag is undefined at reset.
(8) Bit 7: Negative flag (N)

This flag is set to " 1 " when the result of arithmetic operation or data transfer is negative. (The most significant bit of the result is "1.") It is cleared to "0" in all other cases. This flag is invalid in the decimal mode. Be sure to use the SEP instruction to set this flag to " 1 ," and be sure to use the CLP instruction to clear it to "0."
The contents of this flag is undefined at reset.
(9) Bits 10 to 8: Processor interrupt priority level (IPL)

These 3 bits can determine the processor interrupt priority level to one of levels 0 through 7. When the interrupt priority level of a requested interrupt, which has been set in the corresponding interrupt control register, is higher than IPL, that interrupt becomes enabled. When an interrupt request is accepted, IPL is stored in the stack area, and IPL is replaced by the interrupt priority level of the accepted interrupt request.
There are no instruction to directly set or clear the bits of IPL. IPL can be changed by storing the new IPL into the stack area and updating PS with the PUL or PLP instruction.
The contents of IPL is cleared to " 0002 " at reset.

## CENTRAL PROCESSING UNIT (CPU)

### 2.2 Bus interface unit (BIU)

### 2.2 Bus interface unit (BIU)

The bus interface unit (hereafter called "BIU") performs the following two operations:

- Instruction prefetch
- Data transfer (read and write)

Figure 2.2.1 shows the bus and BIU.
BIU is structured with four kinds of registers shown in Figure 2.2.2. Table 2.2.1 lists the function of the BIU registers.


Fig. 2.2.1 Bus and BIU


Table 2.2.1 Functions of BIU registers

| Name | Functions |
| :--- | :--- |
| Program | Indicates a storage address of the <br> address <br> register |
| Instruction to be fetched into an |  |
| instruction queue buffer, next. |  |, | queme buffer |
| :--- | | which has been fetched. |
| :--- |
| Data address |
| register | | Indicates an address from which data |
| :--- |
| will be read or to which data will be |
| written, next. |

Fig. 2.2.2 BIU registers' structure
In the M37905, the internal buses are used when the CPU accesses the internal area (the internal memory and SFR).

## CENTRAL PROCESSING UNIT (CPU)

### 2.2 Bus interface unit (BIU)

### 2.2.1 Instruction prefetch

While the CPU does not use the internal buses, the BIU reads instructions from the memory and then stores them in the instruction queue buffer. The CPU reads instructions from the instruction queue buffer and executes them, so that the CPU can operate at high speed without access to the memory, which requires a long access time.
The instruction queue buffer can store instructions up to 10 bytes. The contents of the instruction queue buffer is initialized when a branch is made, and the BIU reads a new instruction from the branch destination address.
When instructions in the instruction queue buffer are insufficient for the CPU's needs, the BIU extends the low-level duration of $\phi$ cpu (See Figure 4.2.1.) in order to keep the CPU waiting until the BIU fetches instructions of the required byte number or more.
Figure 2.2.3 shows operating waveform examples at instruction prefetch. Note that the operation of BIU's instruction prefetch also varies with the store addresses of instructions. Table 2.2.2 lists the store address of prefetched instructions.
When the instruction prefetch from internal memory, the instructions are fetched from 4-byte boundaries, 4 bytes at a time. (See Figure 2.2.3.)
Also, at branch, regardless of the low-order 2 bits' contents ( $A D_{1}$ and $A D_{0}$ ) of the branch destination address, 4 bytes are fetched at time from the 4 -

Table 2.2.2 Store address of prefetched instruction

|  | Low-order 3 bits <br> at store address |  |  |
| :--- | :---: | :---: | :---: |
|  | $\mathrm{AD}_{2}$ | $\mathrm{AD}_{1}$ | $\mathrm{AD}_{0}$ |
| Even-numbered address | $\times$ | $\times$ | 0 |
| 4-byte boundaries | $\times$ | 0 | 0 |
| 8-byte boundaries | 0 | 0 | 0 |

X : It may be either " 0 " or " 1 ." byte boundaries. (See Figure 2.2.3.) In this case, out of the data (instructions) which will be output onto the internal code buses, 4 bytes at a time, the instructions assigned at the branch destination address and the following addresses will be fetched into the instruction queue buffer. Accordingly, as listed in Table 2.2.3, the number of bytes to be fetched into the instruction queue buffer varies according to the branch destination address.

Table 2.2.3 Number of bytes to be fetched into instruction queue buffer

| Low-order 2 bits of branch destination <br> address |  | Low-order 2 bits of address to be <br> output onto address bus | Number of bytes to be <br> fetched into instruction <br> queue buffer |  |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{AD}_{1}$ | $\mathrm{AD}_{0}$ | $\mathrm{AD}_{1}$ | $\mathrm{AD}_{0}$ | 4 |
| 0 | 0 | 0 | 0 | 3 |
| 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 2 |
| 1 | 1 | 0 | 0 | 1 |



фвіи: Operation clock of BIU (Refer to "CHAPTER 4. CLOCK GENERATING CIRCUIT.")
Note: This waveform applies when bus cycle $=2 \phi$. For details of the bus cycle at access to the internal area see Table 2.2.4.

Fig. 2.2.3 Operation waveform examples at instruction prefetch

## CENTRAL PROCESSING UNIT (CPU)

### 2.2 Bus interface unit (BIU)

### 2.2.2 Data Transfer (read and write)

When the CPU reads or writes data from or to the internal area, it requests the BIU to read or write data. The BIU outputs control signals in order to control the internal address and data buses in response to the request from the CPU. The cycle where the following are performed is referred to "bus cycle":

- The BIU controls buses.
- Data transfer is performed between the internal area and BIU.

Table 2.2.4 lists the bus cycles at access to the internal area. Figure 2.2 .4 shows operating waveform examples at reading from or writing to the internal area.
(1) Reading data

The CPU informs the BIU's data address register of the address where the data to be read is stored, so the CPU requests the data. In this case, the CPU waits until the requested data is ready in the BIU.
The BIU outputs the address informed by the CPU onto the internal address bus. Then, the CPU reads the contents of the informed address and takes them into the data buffer. The CPU continues processing using data in the data buffer.

## (2) Writing data

The CPU informs the BIU's data address register of the address to which the data will be written, so the CPU writes the data into the data buffer. The BIU outputs the address informed by the CPU onto the internal address bus. Then, the BIU writes the data in the data buffer into the informed address.

Table 2.2.4 Bus cycles at access to internal area

| Bus cycle $=3 \phi$ (Note) |
| :---: |
| (Internal ROM bus cycle select bit $=0$ ) |

ROM
Internal address bus

Internal ROM bus cycle select bit: Bit 7 at address $5 \mathrm{~F}_{16}$
Note: We usually recommend to select "bus cycle $=2 \phi$." When reprogramming the internal flash memory in the CPU reprogramming mode, be sure to select bus cycle $=3 \phi$. (Refer to section "19.2 Flash memory CPU reprogramming mode.")


RD: Data to be read, WD: Data to be written
Note 2: The above waveforms apply when bus cycle $=2 \phi$.
For the bus cycles at access to the internal area, see Table 2.2.4.

Fig. 2.2.4 Operation waveform examples at reading from or writing to internal area

## CENTRAL PROCESSING UNIT (CPU)

### 2.3 Access space

### 2.3 Access space

The access space of the M37905 is assigned to a 16 -Mbyte space from addresses $0_{16}$ to FFFFFF ${ }_{16}$. (See Figure 2.3.1.) Note that only the internal memory can be accessed because the M37905 operates only in the single-chip mode.
The memory and I/O devices are assigned in the same access space. Accordingly, it is possible to perform transfer and arithmetic operations using the same instructions, without discrimination of the memory from I/O devices.


Notes 1: When the internal RAM area is followed by an unused area, do not assign a program to the last 8 bytes of the internal RAM area.
2: Do not assign a program to the last 8 bytes of the internal ROM area.
3: The memory assignment of the internal area varies according to the product type.
Refer to section "Appendix 11. Memory assignment of 7905 Group," or the latest datasheets, catalogs.
4: Refer to section "19.1.1 Memory assignment," about the flash memory version.

SFR : Special Function Register

Fig. 2.3.1 M37905's access space

### 2.4 Memory assignment

This section describes the memory assignment in the internal area.

### 2.4.1 Memory assignment in internal area

SFR (Special Function Register), internal RAM, and internal ROM are assigned to the internal area. Figure 2.4.1 shows the memory assignment in the internal area.

## (1) SFR area

The registers used to set the internal peripheral devices are assigned to addresses $0_{16}$ to $\mathrm{FF}_{16}$. This area is called SFR. Figures 2.4 .2 and 2.4 .3 show the SFR area's memory assignment.
For each register in the SFR area, refer to each functional description in this manual.
For the state of the SFR area immediately after reset, refer to section "3.3 State of internal area."

## (2) Internal RAM area

The internal RAM area is used as a stack area, as well as an area to store data. Accordingly, be sure to set the nesting depth of a subroutine and multiple interrupts' level not to destroy the necessary data.
When the internal RAM area is followed by an unused area, do not assign a program to the last 8 bytes of the internal RAM area. (Data is allowed to be assigned there. Also, when the internal RAM area is followed by the internal ROM area succeedingly, a program is allowed to be assigned there.)
(3) Internal ROM area

Addresses FFB4 $_{16}$ to FFFF $_{16}$ are the vector addresses for reset and interrupts. (This is called the interrupt vector table.)
Do not assign a program to the last 8 bytes of the internal ROM area. (Data is allowed to be assigned there.)

## CENTRAL PROCESSING UNIT (CPU)

### 2.4 Memory assignment



The internal memory is not assigned.
Notes 1: These are interrupts only for debugging; do not use these interrupts.
2: Memory assignment of the internal area varies according to the product type. Refer to section
"Appendix 11. Memory assignment of 7905 Group" or the latest datasheets, catalogues.

Fig. 2.4.1 Memory assignment in internal area

| Address |  |
| :---: | :---: |
| $0_{16}$ | (Note 1) |
| $1{ }_{16}$ | (Note 1) |
| 216 | (Note 2) |
| 316 | Port P1 register |
| 416 | (Note 2) |
| 516 | Port P1 direction register |
| 616 | Port P2 register |
| 716 | (Note 2) |
| 816 | Port P2 direction register |
| 916 | (Note 2) |
| $\mathrm{A}_{16}$ | Port P4 register |
| $\mathrm{B}_{16}$ | Port P5 register |
| $\mathrm{C}_{16}$ | Port P4 direction register |
| $\mathrm{D}_{16}$ | Port P5 direction register |
| $\mathrm{E}_{16}$ | Port P6 register |
| $\mathrm{F}_{16}$ | Port P7 register |
| $10_{16}$ | Port P6 direction register |
| $11{ }_{16}$ | Port P7 direction register |
| $12{ }_{16}$ | Port P8 register |
| 1316 |  |
| $14{ }_{16}$ | Port P8 direction register |
| $15_{16}$ |  |
| $16_{16}$ | (Note 2) |
| $17_{16}$ | (Note 2) |
| $18{ }_{16}$ | (Note 2) |
| $19_{16}$ | (Note 2) |
| $1 \mathrm{~A}_{16}$ |  |
| $1 \mathrm{~B}_{16}$ |  |
| $1 \mathrm{C}_{16}$ |  |
| $1 \mathrm{D}_{16}$ |  |
| $1 \mathrm{E}_{16}$ | A-D control register 0 |
| $1 \mathrm{~F}_{16}$ | A-D control register 1 |
| 2016 216 | A-D register 0 |
| $22{ }_{16}$ | A-D register 1 |
| $23_{16}$ |  |
| $24_{16}$ $25_{16}$ | A-D register 2 |
| $26_{16}$ |  |
| 2716 | A-D register 3 |
| $28_{16}$ 29 | A-D register 4 |
| $2 \mathrm{~A}_{16}$ | A-D register 5 |
| $2 \mathrm{~B}_{16}$ |  |
| ${ }_{2}^{2 C_{16}}$ | A-D register 6 |
| $2 \mathrm{E}_{16}$ | A-D register 7 |
| $2 \mathrm{~F}_{16}$ |  |
| 3016 | UART0 transmit/receive mode register |
| $31{ }_{16}$ | UART0 baud rate register (BRGO) |
| $32{ }_{16}$ | UART0 transmit buffer register |
| $34_{16}$ | UART0 transmit/receive control register 0 |
| $35_{16}$ | UARTO transmit/receive control register 1 |
| 3616 $37_{16}$ | UART0 receive buffer register |
| $38{ }_{16}$ | UART1 transmit/receive mode register |
| $39_{16}$ | UART1 baud rate register (BRG1) |
| $3 \mathrm{~A}_{16}$ $3 \mathrm{~B}_{16}$ | UART1 transmit buffer register |
| $3 \mathrm{C}_{16}$ | UART1 transmit/receive control register 0 |
| $3 \mathrm{D}_{16}$ | UART1 transmit/receive control register 1 |
| $\begin{aligned} & 3 \mathrm{E}_{16} \\ & 3 \mathrm{~F}_{16} \end{aligned}$ | UART1 receive buffer register |


| Address |  |
| :---: | :---: |
| 4016 | Count start flag 0 |
| $41{ }_{16}$ | Count start flag 1 |
| $42_{16}$ | One-shot start flag 0 |
| 4316 | One-shot start flag 1 |
| $44_{16}$ | Up-down flag 0 |
| $45_{16}$ | Timer A clock division select register |
| 4616 | Timer A0 register |
| $47_{16}$ | Timer A0 register |
| 4816 $49_{16}$ | Timer A1 register |
| $4 \mathrm{~A}_{16}$ | Timer A2 register |
| $4 \mathrm{~B}_{16}$ | Timer A2 register |
| $4 \mathrm{C}_{16}$ | Timer A3 register |
| $4 \mathrm{D}_{16}$ | Timer A3 register |
| $4 \mathrm{E}_{16}$ $4 \mathrm{~F}_{16}$ | Timer A4 register |
| $50_{16}$ |  |
| $51_{16}$ | Timer B0 register |
| $52_{16}$ | Timer B1 register |
| 5316 |  |
| 5416 | Timer B2 register |
| 5516 |  |
| 5616 | Timer A0 mode register |
| $57{ }_{16}$ | Timer A1 mode register |
| 5816 | Timer A2 mode register |
| $59_{16}$ | Timer A3 mode register |
| $5 \mathrm{~A}_{16}$ | Timer A4 mode register |
| $5 \mathrm{~B}_{16}$ | Timer B0 mode register |
| $5 \mathrm{C}_{16}$ | Timer B1 mode register |
| 5D16 | Timer B2 mode register |
| $5 \mathrm{E}_{16}$ | Processor mode register 0 |
| $5 \mathrm{~F}_{16}$ | Processor mode register 1 |
| $60_{16}$ | Watchdog timer register |
| $61_{16}$ | Watchdog timer frequency select register |
| $62{ }_{16}$ | Particular function select register 0 |
| $63_{16}$ | Particular function select register 1 |
| $64{ }_{16}$ | Particular function select register 2 |
| $65_{16}$ | (Note 2) |
| $66_{16}$ | Debug control register 0 |
| $67{ }_{16}$ | Debug control register 1 |
| $68{ }_{16}$ |  |
| $69_{16}$ | Address compare register 0 (Note 3) |
| $6 \mathrm{~A}_{16}$ |  |
| $6 \mathrm{~B}_{16}$ |  |
| $6 \mathrm{C}_{16}$ | Address compare register 1 (Note 3) |
| $6 \mathrm{D}_{16}$ |  |
| $6 \mathrm{E}_{16}$ | 1 NT 3 interrupt control register |
| $6 \mathrm{~F}_{16}$ | $\overline{\mathrm{NT} 4}$ interrupt control register |
| 7016 | A-D conversion interrupt control register |
| $71{ }_{16}$ | UARTO transmit interrupt control register |
| $72{ }_{16}$ | UART0 receive interrupt control register |
| $73_{16}$ | UART1 transmit interrupt control register |
| $74{ }_{16}$ | UART1 receive interrupt control register |
| 7516 | Timer A0 interrupt control register |
| 7616 | Timer A1 interrupt control register |
| 7716 | Timer A2 interrupt control register |
| 7816 | Timer A3 interrupt control register |
| $79_{16}$ | Timer A4 interrupt control register |
| 7A16 | Timer B0 interrupt control register |
| $7 \mathrm{~B}_{16}$ | Timer B1 interrupt control register |
| $7 \mathrm{C}_{16}$ | Timer B2 interrupt control register |
| 7D16 | $\overline{\mathrm{INT}}$ interrupt control register |
| $7 \mathrm{E}_{16}$ | INT1 interrupt control register |
| 7F $\mathrm{F}_{16}$ | INT2 interrupt control register |


Notes 1: Do not read from and write to this register.
2: Do not write to this register.
3: When these registers are accessed, set the address compare register access enable bit (bit 2 at address 6716) to " 1 ." (Refer to "CHAPTER 17. DEBUG FUNCTION.")
4: This register is assigned only to the flash memory version. (Refer to "CHAPTER 19. FLASH MEMORY VERSION.") Nothing is assigned here in the mask ROM version.

Fig. 2.4.2 SFR area's memory map (1)

## CENTRAL PROCESSING UNIT (CPU)

### 2.4 Memory assignment



| Address |  |
| :---: | :---: |
| $\mathrm{CO}_{16}$ |  |
|  |  |
| $\mathrm{C} 2_{16}$ |  |
| $\mathrm{C} 3_{16}$ |  |
| C416 | Up-down flag 1 |
| C516 |  |
| C616 |  |
| C7 ${ }_{16}$ | Timer A5 register |
| C816 | Timer A6 register |
| C916 | Timer A6 register |
| $\mathrm{CB}_{16}$ | Timer A7 register |
|  | Timer A7 register |
| $\mathrm{CC}_{16}$ | Timer A8 register |
| $\mathrm{CD}_{16}$ | Timer A8 register |
| $\begin{aligned} & \mathrm{CE}_{16} \\ & \mathrm{CF}_{16} \end{aligned}$ | Timer A9 register |
|  | Tiner A9 register |
| $\mathrm{D} 0_{16}$ | Timer A01 register |
| D1 ${ }_{16}$ |  |
| $\begin{aligned} & \mathrm{D} 1_{16} \\ & \text { D3 }{ }_{16} \end{aligned}$ | Timer A11 register |
|  |  |
| $\begin{aligned} & \mathrm{D}{ }_{16} \\ & \text { D4 }{ }_{16} \end{aligned}$ | Timer A21 register |
| D516 | Timer A21 register |
| $\begin{aligned} & \text { D6 }{ }_{16} \\ & \text { D7 }{ }_{16} \end{aligned}$ | Timer A5 mode register |
|  | Timer A6 mode register |
| D816 | Timer A7 mode register |
| D9 ${ }_{16}$ | Timer A8 mode register |
| DA 16 | Timer A9 mode register |
| $\mathrm{DB}_{16}$ | A-D control register 2 |
| $\begin{aligned} & \mathrm{DC}_{16} \\ & \mathrm{DD}_{16} \end{aligned}$ | Comparator function select register 0 |
|  | Comparator function select register 1 |
| $\begin{aligned} & \mathrm{DE}_{16} \\ & \mathrm{DF}_{16} \end{aligned}$ | Comparator result register 0 |
|  | Comparator result register 1 |
|  | A-D register 8 |
| $\mathrm{E} 1_{16}$ |  |
| $\mathrm{E} 2_{16}$ | A-D register 9 |
| $E 3_{16}$ | A-D register 9 |
| $E 4_{16}$ | A-D register 10 |
| $\text { E5 }{ }_{16}$ |  |
| E616 | A-D register 11 |
| E7 ${ }_{16}$ | A-D register 11 |
| E816 | (Note 5) |
| $\begin{aligned} & \text { E9 }_{16} \\ & \text { EA }_{16} \end{aligned}$ | (Note 5) |
|  | (Note 5) |
| $E B_{16}$ | (Note 5) |
| $\mathrm{EC}_{16}$ | (Note 5) |
| $E D_{16}$ | (Note 5) |
| $E E_{16}$ | (Note 5) |
| $\mathrm{EF}_{16}$ | (Note 5) |
| F016 |  |
| F1 ${ }_{16}$ | UART2 transmit interrupt control register |
| F2 ${ }_{16}$ | UART2 receive interrupt control register |
| F3 ${ }_{16}$ |  |
| F4 ${ }_{16}$ |  |
| F5 16 | Timer A5 interrupt control register |
| F6 ${ }_{16}$ | Timer A6 interrupt control register |
| F7 ${ }_{16}$ | Timer A7 interrupt control register |
| F816 | Timer A8 interrupt control register |
| F9 ${ }_{16}$ | Timer A9 interrupt control register |
| $\mathrm{FA}_{16}$ |  |
| $\mathrm{FB}_{16}$ |  |
| $\mathrm{FC}_{16}$ |  |
| $\mathrm{FD}_{16}$ | INT5 interrupt control register |
| $\mathrm{FE}_{16}$ | INT6 interrupt control register |
| $\mathrm{FF}_{16}$ | $\overline{\mathrm{NT} 7}$ interrupt control register |

Note 5: Do not write to this register.

Fig. 2.4.3 SFR area's memory map (2)

### 2.5 Processor modes

The M37905 operates only in the single-chip mode. Figure 2.5 . 1 shows the memory assignment of the M37905.


Fig. 2.5.1 Memory assignment of M37905

### 2.5.1 Single-chip mode

In this mode, ports P1, P2, P4 to P8 serve as programmable I/O ports. (When an internal peripheral device is used, the corresponding port pin serves as the device's I/O pin).
In this mode, only the internal area (SFR, internal RAM, and internal ROM) can be accessed.

## CENTRAL PROCESSING UNIT (CPU)

### 2.5 Processor modes

### 2.5.2 Setting of processor mode

The processor mode is set by the following:

- Voltage level applied to the MD0 and MD1 pins
- Processor mode bits (bits 1 and 0 at address $5 \mathrm{E}_{16}$ )

The Vss-level voltage must be applied to the MD0 and MD1 pins, because the M37905 operates only in the single-chip mode. Also, the processor mode bit must be " 00. ."

Figure 2.5 .2 shows the structure of the processor mode register 0 (address 5 E 16 ).

$X$ : It may be either " 0 " or " 1 ."

Fig. 2.5.3 Structure of processor mode register 0
[Precautions for setting of processor mode]
The M37905 operates only in the single-chip mode. Therefore, for the M37905, do as follows:

- The MD0 and MD1 pins must be connected to Vss.
- The processor mode bits (bits 0 and 1 at address $5 \mathrm{E}_{16}$ ) must be fixed to "002."


## CENTRAL PROCESSING UNIT (CPU)

[Precautions for setting of processor mode]
MEMORANDUM

## CHAPTER 3 <br> RESET

3.1 Reset operation
3.2 Pin state
3.3 State of internal area
3.4 Internal processing sequence after reset

## RESET

### 3.1 Reset operation

There are 3 ways to reset the microcomputer:
Hardware reset : Apply "L" level of voltage to pin RESET while the power source voltage (Vcc) meets the recommended operating conditions.

Software reset : Write " 1 " to the software reset bit (bit 6 at address $5 \mathrm{E}_{16}$ ) while the power source voltage (Vcc) meets the recommended operating conditions.

Power-on reset : After power-on, raise the voltage level at pin Vcc to the level, which meets the recommend operating conditions, with " $L$ " level of voltage applied to pin $\overline{R E S E T}$.

### 3.1 Reset operation

Operations of hardware, software, and power-on reset are described below.

### 3.1.1 Hardware reset

Figure 3.1 .1 shows an example of hardware reset timing.


Note: The above is applied when the oscillator is stably oscillating or when an external clock is stably input from pin Xin. When the oscillator is not stably oscillating (including the case at the stop mode's termination; refer to section "15.3 Stop mode."), apply "L" level of voltage for $10 \mu \mathrm{~s}$ or more after the oscillation becomes stable.

Fig. 3.1.1 Example of hardware reset timing

The following explains how the microcomputer operates in the above periods, (1) to (4).
(1) After applying "L" level of voltage to pin RESET, the microcomputer initializes pins within a period of several ten cycles of $\mathrm{f}_{\text {sys. }}$. (Refer to section "3.2 Pin state.")
(2) The microcomputer initializes the central processing unit (CPU) and SFR area in the following periods. (Refer to section "3.3 State of internal area.")

- While pin RESET is at " $L$ " level.
- In the period of 8 to 9 cycles of $\mathrm{f}_{\text {sys }}$ after pin $\overline{R E S E T}$ goes from "L" to "H."
(3) After (2), the microcomputer performs "Internal processing sequence after reset." (Refer to section "3.4 Internal processing sequence after reset.")
(4) The microcomputer executes a program beginning with the address which has been set into the reset vector addresses (addresses $\mathrm{FFFE}_{16}$ and $\mathrm{FFFF}_{16}$ ).


### 3.1.2 Software reset

The microcomputer initializes pins, CPU, and SFR area just as in the case of hardware reset (Refer to sections "3.2 Pin state" and "3.3 State of internal area.") by writing "1" to the software reset bit. (See Figure 3.1.2.)
After initialization is completed, the microcomputer performs "Internal processing sequence after reset." (Refer to section "3.4 Internal processing sequence after reset.") After that, it executes a program beginning with the address which has been set into the reset vector addresses (addresses $\mathrm{FFFE}_{16}$ and FFFF ${ }_{16}$ ).

Processor mode register 0 (Address 5 $\mathrm{E}_{16}$ )


| Bit | Bit name | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Processor mode bits | b1 b0 <br> 00 : Single-chip mode <br> 01 : Do not select. <br> 10 : Do not select. <br> 11 : Do not select. | 0 | RW |
| 1 |  |  | 0 | RW |
| 2 | Any of these bits may be either "0" or "1." |  | 0 | RW |
| 3 |  |  | 1 | RW |
| 4 | Interrupt priority detection time select bits | b5 b4 <br> $00: 7$ cycles of $\mathrm{f}_{\text {sys }}$ 01 : 4 cycles of fsys $10: 2$ cycles of fsys 11 : Do not select. | 0 | RW |
| 5 |  |  | 0 | RW |
| 6 | Software reset bit | The microcomputer is reset by writing " 1 " to this bit. The value is " 0 " at reading. | 0 | WO |
| 7 | Fix this bit to "0." |  | 0 | RW |



Fig. 3.1.2 Structure of processor mode register 0

## RESET

### 3.1 Reset operation

### 3.1.3 Power-on reset

The following describes the operation of the microcomputer at power-on reset.
(1) After powered on, within the several ten cycles of $f_{\text {sys }}$ after the voltage level at pin Vcc meets the recommended operating conditions with the voltage level at pin RESET $=$ "L," the microcomputer initializes pins; refer to section " 3.2 Pin state."
(2) After the voltage level at pin $\overline{R E S E T}$ goes from " $L$ " to " $H$," the microcomputer initializes the CPU and SFR area within a period of 8 to 9 cycles of $\mathrm{f}_{\text {sys }}$. (Contents of the internal RAM area become undefined; refer to section "3.3 State of internal area.")
(3) After (2), the microcomputer performs "Internal processing sequence after reset."; refer to section " 3.4 Internal processing sequence after reset."
(4) The microcomputer executes a program beginning with the address which has been set into the reset vector addresses (addresses $\mathrm{FFFE}_{16}$ and $\mathrm{FFFF}_{16}$ ).

Figure 3.1.3 shows the power-on reset conditions. Figure 3.1 .4 shows an example of a power-on reset circuit.
After the voltage level at pin Vcc meets the recommended operating conditions and the oscillator's operation is stabilized (See Figure 3.1.3.), apply "L" level of voltage to pin RESET for $10 \mu$ s or more. When an oscillator is used, the time required for stabilizing oscillation depends on the oscillator. For details, contact the oscillator manufacturer.


Fig. 3.1.3 Power-on reset conditions


Fig. 3.1.4 Example of power-on reset circuit

### 3.2 Pin state

Table 3.2.1 lists the microcomputer's pin state while the voltage level at pin RESET is "L."
Table 3.2.1 Pin state while voltage level at pin RESET is "L"

|  | Pin MD1's level | Pin MD0's level | Pin (Bus, Port) name | Pin state |
| ---: | :--- | :--- | :--- | :--- |
| MASK ROM version, <br> Flash memory version <br> (Note 1) | Vss | Vss | P1, P2, P4-P8 | Floating. |
| Flash memory version <br> (Note 1) | Vcc | Vss | P1, P2, P4-P8 |  |
|  | Vcc | P1, P2, P4-P8 | Floating. |  |

Notes 1: Refer to "CHAPTER 19. FLASH MEMORY VERSION."
2: Pins $P 5_{6}, P 5_{7}$ and $P 6$ o to $P 6_{5}$ output " $H$ " or "L" level when " $H$ " level of voltage is applied to pin $V_{\text {cont }}$ and " $L$ " level to pins P70, P7 ${ }_{1}$.

### 3.3 State of internal area

### 3.3 State of internal area

Figure 3.3 .1 shows the state of CPU registers immediately after reset. Figures 3.3 .2 to 3.3 .9 show the state of the SFR and internal RAM areas immediately after reset.

0 : "0" immediately after reset.
1 : "1" immediately after reset.
?: Undefined immediately after reset.

0 : "0" immediately after reset.
Fix this bit to " 0 ."

Register name
State immediately after reset



|  | b15 |  | b8 | b7 |  | b0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Index register X (X) |  | ? |  |  | ? |  |



Stack pointer (S)


Data bank register (DT)

| b 7 |
| :--- |
| 0016 |

Program bank register (PG)


| b15 |  | b8 |  | b7 | b0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Program counter (PC) | Contents at address FFFF16 | Contents at address FFFE16 |  |  |  |
|  |  |  |  |  |  |


| Direct page register 0 (DPR0) | b15 |  | b8 | b7 |  | b0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0016 |  |  | 0016 |  |  |
|  | b15 |  | b8 | b7 |  | b0 |
| Direct page register i (DPRi) $(i=1 \text { to } 3)$ |  | ? |  |  | ? |  |

Processor status register (PS)


Fig. 3.3.1 State of CPU registers immediately after reset

## OSFR area (Addresses 016 to FF16)

## Access characteristics

RW : It is possible to read the bit state at reading. The written value becomes valid.
RO : It is possible to read the bit state at reading. The written value becomes invalid.
WO : The written value becomes valid. It is impossible to read the bit state.
: Nothing is assigned. It is impossible to read the bit state. The written value becomes invalid.
State immediately after reset
0 : "0" immediately after reset.
1 : "1" immediately after reset.
? : Undefined immediately after reset.

| 0 | $:$ Always " 0 " at reading. |
| :--- | :--- |
| 1 | $:$ Always " 1 " at reading. |
| $?$ | $:$ Always undefined at reading. |
| 0 | $: ~ " 0 "$ immediately after reset. Fix this bit to " 0. ." |


| Address | Register name | Access characteristics |  |  | State immediately after reset |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | b7 |  | b0 | b7 |  |  |  |  |  |  | b0 |
| 016 |  |  | (Note 1) |  |  |  |  |  |  |  |  |  |
| 116 |  |  | (Note 1) |  |  |  |  |  |  |  |  |  |
| 216 |  |  | (Note 2) |  |  |  |  |  |  |  |  |  |
| 316 | Port P1 register |  | RW |  |  |  |  |  |  |  |  |  |
| 416 |  |  | (Note 2) |  |  |  |  |  |  |  |  |  |
| 516 | Port P1 direction register |  | RW |  |  |  |  |  |  |  |  |  |
| 616 | Port P2 register |  | RW |  |  |  |  |  |  |  |  |  |
| 716 |  |  | (Note 2) |  |  |  |  |  |  |  |  |  |
| 816 | Port P2 direction register |  | RW |  |  |  |  |  |  |  |  |  |
| 916 |  |  | (Note 2) |  |  |  |  |  |  |  |  |  |
| A16 | Port P4 register |  | RW |  |  |  |  |  |  |  |  |  |
| B16 | Port P5 register | RW | RW |  | ? | ? | ? | ? | ? | ? | ? | ? |
| C16 | Port P4 direction register |  | RW |  |  |  |  |  |  |  |  |  |
| D16 | Port P5 direction register | RW | RW |  | 0 | 0 | 0 | ? | 0 | 0 | 0 | ? |
| E16 | Port P6 register |  | RW |  |  |  |  |  |  |  |  |  |
| F16 | Port P7 register |  | RW |  |  |  |  |  |  |  |  |  |
| 1016 | Port P6 direction register |  | RW |  |  |  |  |  |  |  |  |  |
| 1116 | Port P7 direction register |  | RW |  |  |  |  |  |  |  |  |  |
| 1216 | Port P8 register |  | RW |  | ? | ? | ? | ? | 0 | 0 | 0 | 0 |
| 1316 |  |  |  |  |  |  |  |  |  |  |  |  |
| 1416 | Port P8 direction register |  | RW |  | ? | ? | ? | ? | 0 | 0 | 0 | 0 |
| 1516 |  |  |  |  |  |  |  |  |  |  |  |  |
| 1616 |  |  | (Note 2) |  |  |  |  |  |  |  |  |  |
| 1716 |  |  | (Note 2) |  |  |  |  |  |  |  |  |  |
| 1816 |  |  | (Note 2) |  |  |  |  |  |  |  |  |  |
| 1916 |  |  | (Note 2) |  |  |  |  |  |  |  |  |  |
| 1A16 |  |  |  |  |  |  |  |  |  |  |  |  |
| 1B16 |  |  |  |  |  |  |  |  |  |  |  |  |
| 1 C 16 |  |  |  |  |  |  |  |  |  |  |  |  |
| $1 \mathrm{D}_{16}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| 1 E 16 | A-D control register 0 |  | RW |  | 0 | 0 | 0 | 0 | 0 | ? | ? | $?$ |
| 1F16 | A-D control register 1 |  | RW |  | 0 | 0 | N | 0 | 0 | 0 | 1 | 1 |

Notes 1: Do not read from and write to this register.
2: Do not write to this register.
Fig. 3.3.2 State of SFR and internal RAM areas immediately after reset (1)

## RESET

3.3 State of internal area


Note 3: The access characteristics at addresses 2016 to 2 F16 vary according to the contents of the comparator function select register 0 (address DC16). (Refer to "CHAPTER 12. A-D CONVERTER.")

Fig. 3.3.3 State of SFR and internal RAM areas immediately after reset (2)

| Address 4016 | Register name | Access characteristics |  |  | State immediately after reset |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | b7 |  |  | b7 b0 |  |  |  |  |  |  |  |
|  | Count start register 0 | RW |  |  | 0016 |  |  |  |  |  |  |  |
| 4116 | Count start register 1 |  |  | RW |  | ? |  | 0 | 0 | 0 | 0 | 0 |
| 4216 | One-shot start register 0 | RW |  | WO | O | ? |  | 0 | 0 | 0 | 0 | 0 |
| 4316 | One-shot start register 1 | RW |  | WO | 0 | ? |  | 0 | 0 | 0 | 0 | 0 |
| 4416 | Up-down register 0 | WO |  | RW | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 4516 | Timer A clock division select register |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 4616 |  | (Note 4) |  |  | ? |  |  |  |  |  |  |  |
| 4716 | Timer A0 register | (Note 4) |  |  | ? |  |  |  |  |  |  |  |
| 4816 |  | (Note 4) |  |  | ? |  |  |  |  |  |  |  |
| 4916 | Timer A1 register | (Note 4) |  |  | ? |  |  |  |  |  |  |  |
| 4A16 |  | (Note 4) |  |  | ? |  |  |  |  |  |  |  |
| 4B16 | mer A2 register | (Note 4) |  |  | ? |  |  |  |  |  |  |  |
| $4 \mathrm{C}_{16}$ |  | (Note 4) |  |  | ? |  |  |  |  |  |  |  |
| 4D16 | Timer A3 register | (Note 4) |  |  | ? |  |  |  |  |  |  |  |
| 4E16 |  | (Note 4) |  |  | ? |  |  |  |  |  |  |  |
| 4F16 | Timer A4 register | (Note 4) |  |  | ? |  |  |  |  |  |  |  |
| 5016 |  | (Note 5) |  |  | ? |  |  |  |  |  |  |  |
| 5116 | Timer BO register | (Note 5) |  |  | ? |  |  |  |  |  |  |  |
| 5216 |  | (Note 5) |  |  | ? |  |  |  |  |  |  |  |
| 5316 | Timer B1 register | (Note 5) |  |  | ? |  |  |  |  |  |  |  |
| 5416 | Timer B2 register | (Note 5) |  |  | ? |  |  |  |  |  |  |  |
| 5516 | Timer B2 register | (Note 5) |  |  | ? |  |  |  |  |  |  |  |
| 5616 | Timer A0 mode register | RW |  |  | 0016 |  |  |  |  |  |  |  |
| 5716 | Timer A1 mode register | RW |  |  | 0016 |  |  |  |  |  |  |  |
| 5816 | Timer A2 mode register | RW |  |  | 0016 |  |  |  |  |  |  |  |
| 5916 | Timer A3 mode register | RW |  |  | 0016 |  |  |  |  |  |  |  |
| 5A16 | Timer A4 mode register | RW |  |  | 0016 |  |  |  |  |  |  |  |
| 5B16 | Timer B0 mode register |  |  |  | 0 | 0 | ? | 0 | 0 | 0 | 0 | 0 |
| 5 C 16 | Timer B1 mode register | RW | (Note 6) | RW | 0 | 0 | ? | 0 | 0 | 0 | 0 | 0 |
| 5D16 | Timer B2 mode register | RW | (Note 6) | RW | 0 | 0 | ? | 0 | 0 | 0 | 0 | 0 |
| 5E16 | Processor mode register 0 | RWWO RW |  |  | $\bigcirc$ | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 5F16 | Processor mode register 1 | RW |  |  | 0 | 0 | Q | 0 | 0 | Q | 0 | 1 |

Notes 4: The access characteristics at addresses 4616 to 4 F 16 vary according to the timer A's operating mode. (Refer to "CHAPTER 7. TIMER A.")
5: The access characteristics at addresses 5016 to 5516 vary according to the timer B's operating mode. (Refer to "CHAPTER 8. TIMER B.")
6: The access characteristics for bit 5 at addresses 5B16 to 5D16 vary according to the timer B's operating mode. (Refer to "CHAPTER 8. TIMER B.")

Fig. 3.3.4 State of SFR and internal RAM areas immediately after reset (3)

### 3.3 State of internal area



Notes 7 : By writing dummy data to address 6016, a value of "FFF16" is set to the watchdog timer. The dummy data is not retained anywhere.
8 : A value of "FFF16" is set to the watchdog timer. (Refer to "CHAPTER 14. WATCHDOG TIMER.")
9 : After writing " 5516 " to address 6216 , each bit must be set.
10 : It is possible to read the bit state at reading. By writing " 0 " to this bit, this bit becomes " 0 ." But when writing " 1 " to this bit, this bit will not change.
11 : This bit becomes " 0 " at power-on reset. This bit retains the state immediately before reset in the case of hardware reset and software reset.
12 : Do not write to this register.
13 : When these registers are accessed, set the address comparison register access enable bit (bit 2 at address 6716) to "1." (Refer to "CHAPTER 17. DEBUG FUNCTION.")

Fig. 3.3.5 State of SFR and internal RAM areas immediately after reset (4)


Notes 14 : Do not write to this register.
15 : This register is assigned only to the flash memory version. (Refer to "CHAPTER 19. FLASH MEMORY VERSION.") Nothing is assigned here in the mask ROM version.

Fig. 3.3.6 State of SFR and internal RAM areas immediately after reset (5)

### 3.3 State of internal area



Fig. 3.3.7 State of SFR and internal RAM areas immediately after reset (6)


Note 18: The access characteristics at addresses C616 to CF16 vary according to the timer A's operating mode. (Refer to "CHAPTER 7. TIMER A.")

Fig. 3.3.8 State of SFR and internal RAM areas immediately after reset (7)

### 3.3 State of internal area



Notes 19: The access characteristics at addresses E016 to E716 vary according to the contents of the comparator function select register 1 (address DD16). (Refer to "CHAPTER 12. A-D CONVERTER.")
20: Do not write to this register.

- Internal RAM area
- At hardware reset $\qquad$ Retains the state immediately before reset (Note 21).
- At software reset.
- At termination of the stop or wait mode
(when hardware reset is used for the termination.)..................................Retains the state immediately before the STP or WIT instruction is executed.
-At power-on reset. $\qquad$ Undefined.

Notes 21 : When a reset operation starts while writing to the internal RAM area is in process, the microcomputer will be reset before the completion of writing. Accordingly, the contents of the area where the writing was in process will become undefined.

Fig. 3.3.9 State of SFR and internal RAM areas immediately after reset (8)

### 3.4 Internal processing sequence after reset

Figure 3.4 .1 shows the internal processing sequence after reset.

fsys: System clock (See Figure 4.3.1.)
$A D_{0}$ to $A D^{15}$ : Internal address bus
IPL : Processor interrupt priority level

* This is an internal signal and is not output to the external.

Fig. 3.4.1 Internal processing sequence after reset

## RESET

3.4 Internal processing sequence after reset

MEMORANDUM

# CUAPTER A <br> CLOCK GENERATING CIRCUIT 

4.1 Oscillation circuit examples
4.2 Clocks
[Precautions for clcok generating circuit]

## CLOCK GENERATING CIRCUIT

### 4.1 Oscillation circuit examples

### 4.1 Oscillation circuit examples

To the oscillation circuit, a ceramic resonator or a quartz-crystal oscillator can be connected, or the clock which is externally generated can be input. Oscillation circuit examples are shown below.

### 4.1.1 Connection example with resonator/oscillator

Figure 4.1.1 shows an example where pins Xin and Xout connect across a ceramic resonator/quartz-crystal oscillator.
The circuit constants such as Rf, Rd, $\mathrm{C}_{\mathrm{in}}$, and Cout (shown in "Figure 4.1.1") depend on the resonator/ oscillator. These values shall be set to the values recommended by the resonator/oscillator manufacturer.


Fig. 4.1.1 Connection example of resonator/oscillator

### 4.1.2 Externally generated clock input example

Figure 4.1 .2 shows an input example of a clock which is externally generated. An external clock must be input from pin Xin, and pin Xout must be left open.
When an externally generated clock is input, the power source current consumption can be saved by the stop of internal circuit's operation between pins Xin and Xout. (Refer to "CHAPTER 16. POWER SAVING FUNCTION.")


Fig. 4.1.2 Externally generated clock input example
4.1.3 Connection example of filter circuit

In the usage of the PLL frequency multiplier, be sure to connect a filter circuit with pin Vcont. Figure 4.1.3 shows a connection example of the filter circuit.


Note: Connect the elements of the filter circuit as close as possible and enclose the whole circuit with a Vss pattern.

Fig. 4.1.3 Connection example of filter circuit

## CLOCK GENERATING CIRCUIT

### 4.2 Clocks

### 4.2 Clocks

Figure 4.2.1 shows the clock generating circuit block diagram.


Fig. 4.2.1 Clock generating circuit block diagram

### 4.2.1 Clocks generated in clock generating circuit

(1) $f X_{i n}$

It is the input clock from pin Xin.
(2) fpll

It is the output clock from the PLL frequency multiplier.
(3) $\mathrm{f}_{\text {sys }}$

It is the system clock which becomes the clock source of CPU, BIU, and internal peripheral devices. Whether $\mathrm{f}_{\mathrm{IN}}=\mathrm{f}_{\mathrm{sys}}$ or $\mathrm{f}_{\mathrm{PLL}}=\mathrm{f}_{\text {sys }}$ can be selected by software.
(4) фсри

It is the operating clock of CPU.
(5) фви

It is the operating clock of BIU.
(6) Clock $\phi_{1}$

It has the same period as fsys.
(7) $f_{1}, f_{2}, f_{16}, f_{64}, f_{512}, f_{4096}$

Each of them is the internal peripheral device's operating clock.
(8) $\mathrm{Wf}_{32}, \mathrm{Wf}_{512}$

These are the operating clocks of the watchdog timer, and their clock source is $f_{2}$.
(9) $\mathrm{fX}_{16}, \mathrm{fX}_{32}, \mathrm{fX}_{64}, \mathrm{fX}_{128}$

Each of them is the divide clock of f Xin and becomes the watchdog timer's clock source at STP termination.

## CLOCK GENERATING CIRCUIT

### 4.2 Clocks

### 4.2.2 Clock control register 0

Figure 4.2 .2 shows the structure of the clock control register 0, and Figure 4.2 .3 shows the setting procedure for the clock control register 0 when using the PLL frequency multiplier.

Clock control register 0 (Address $\mathrm{BC}_{16}$ )


| Bit | Bit name | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Fix this bit to "1." |  | 1 | RW |
| 1 | PLL circuit operation enable bit (Note 1) | 0 : PLL frequency multiplier is inactive, and pin $V_{\text {cont }}$ is invalid. (Floating) <br> 1 : PLL frequency multiplier is active, and pin $V_{\text {cont }}$ is valid. | 1 | RW |
| 2 | PLL multiplication ratio select bits (Note 2) | $\begin{aligned} & \text { b3 b2 } \\ & 000: \text { Do not select. } \\ & 01: \times 2 \\ & 10: \times 3 \\ & 11: \times 4 \end{aligned}$ | 1 | RW |
| 3 |  |  | 0 | RW |
| 4 | Fix this bit to "1." |  | 1 | RW |
| 5 | System clock select bit <br> (Note 3) | $\begin{aligned} & 0: f \mathrm{fXIN} \\ & 1: f P L L \end{aligned}$ | 0 | RW |
| 6 | Peripheral device's clock select bit 0 | See Table 4.2.2. | 0 | RW |
| 7 | Peripheral device's clock select bit 1 |  | 0 | RW |

Notes 1: Clear this bit to " 0 " if the PLL frequency multiplier needs not to be active. In the stop and flash memory parallel I/O modes, the PLL frequency multiplier is inactive and pin Vcont is invalid regardless of the contents of this bit.
2: Rewriting of these bits must be performed simultaneously with clearance of the system clock select bit (bit 5) to " 0 ." Then, set bit 5 to " 1 " 2 ms after the rewriting of these bits. (After reset, these bits are allowed to be changed only once.)
3: Clearance of the PLL circuit operation enable bit (bit 1 ) to " 0 " clears the system clock select bit to " 0 ." Also, while the PLL circuit operation enable bit $=$ " $0, "$ nothing can be written to the system clock select bit. (Fixed to be " 0. .)
Before setting of set the system clock select bit to " 1 " after reset, it is necessary to insert an interval of 2 ms after the stabilization of $f(X i n)$.

Fig. 4.2.2 Structure of clock control register
(1) PLL circuit operation enable bit (bit 1)

Setting this bit to " 1 " enables the PLL frequency multiplier to be active and pin $\mathrm{V}_{\text {cont }}$ to be valid. This bit $=$ " 1 " while pin $\overline{\text { RESET }}=$ " $L$ " level and after reset, so that, in this case, the PLL frequency multiplier is active. Clear this bit to " 0 " if the PLL frequency multiplier need not to be active. Note that, in the stop and flash memory parallel I/O modes, the PLL frequency multiplier is in active and pin Vcont is invalid regardless of the contents of this bit. (Refer to sections "15.3 Stop mode" and "19.4 Flash memory parallel I/O mode.")
(2) PLL multiplication ratio select bits (bits 2, 3)

These bits select the multiplication ratio of the PLL frequency multiplier. (See Table 4.2.1.) To rewrite these bits, clear the system clock select bit (bit 5) to "0" simultaneously. Then, set the system clock select bit to "1" 2 ms after the rewriting of this bit. (See Figure 4.2.3.) Note that, after reset, these bits are allowed to be changed only once.

## CLOCK GENERATING CIRCUIT

### 4.2 Clocks

(3) System clock select bit (bit 5)

This bit selects a clock source of $\mathrm{f}_{\text {sys. }}$. When this bit $=$ " $0, " f \mathrm{X}_{\mathrm{IN}}$ is selected as $\mathrm{f}_{\text {sys }}$; and when this bit $=$ "1," fpll as the one. (See Table 4.2.1.)
Clearing the PLL circuit operation enable bit (bit 1) to " 0 " clears the system clock select bit to " 0 ." Also, while the PLL circuit operation enable bit $=$ " 0 ," nothing can be written to the system clock select bit. (Fixed to be " 0. .)
In order to set the system clock select bit to "1" after reset, it is necessary to wait 2 ms after the stabilization of $f\left(\right.$ Xin $\left.^{\prime}\right)$.
To rewrite the PLL multiplication ratio select bits (bits 2 and 3 ), clear the system clock select bit to " 0 " simultaneously. Then, set this bit to " 1 " 2 ms after the rewriting of the PLL multiplication ratio select bits. (See Figure 4.2.3.)

Table 4.2.1 $\mathrm{f}_{\text {sys }}$ selection

| System clock select bit (bit 5) | PLL circuit operation enable bit (bit 1) | PLL multiplication ratio select bits (bits 3, 2) (Note 1) | $\mathrm{f}_{\text {sys }}$ |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | Clock source | Frequency (Note 2) |
| 0 | - | - | fX ${ }_{\text {In }}$ | $f($ XIN $)$ |
| 1 | 1 | 01 (double) | fpll | $f(X \mathrm{In}) \times 2$ |
|  |  | 10 (triple) | $f \mathrm{fLL}$ | $f\left(X_{\text {in }}\right) \times 3$ |
|  |  | 11 (quadruple) | fPLL | $f\left(\mathrm{XIN}^{\text {) }}\right.$ ) $\times 4$ |

Notes 1: The PLL multiplication ratio select bits must be set so that fsys is in the range from 10 MHz to 20 MHz . After reset, these bits are allowed to be changed only once.
2: Be sure that $\mathrm{f}_{\text {sys }}$ does not exceed 20 MHz .
(4) Peripheral device's clock select bits 1,0 (bits 7, 6)

These bits select the internal peripheral device's operation clock frequency listed in Table 4.2.2.

Table 4.2.2 Internal peripheral device's operation clock frequency

| Internal peripheral device's operation clock | Peripheral device's clock select bits 1, 0 |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 00 | 01 (Note) | 10 | 11 |
| $\mathrm{f}_{1}$ | $\mathrm{f}_{\text {sys }}$ | $\mathrm{f}_{\text {sys }}$ | $\mathrm{f}_{\text {sys }} / 2$ | Do not select. |
| $\mathrm{f}_{2}$ | $\mathrm{f}_{\text {sys }} / 2$ | $\mathrm{f}_{\text {sys }}$ | $\mathrm{f}_{\text {sys }} / 4$ |  |
| $\mathrm{f}_{16}$ | $\mathrm{f}_{\text {sys }} / 16$ | $\mathrm{f}_{\text {sys }} / 8$ | $\mathrm{f}_{\text {sys }} / 32$ |  |
| $\mathrm{f}_{64}$ | $\mathrm{f}_{\text {sys } / 64}$ | $\mathrm{f}_{\text {sys }} / 32$ | $\mathrm{f}_{\text {sys }} / 128$ |  |
| $\mathrm{f}_{512}$ | $\mathrm{fsys} / 512$ | $\mathrm{fsys} / 256$ | $\mathrm{f}_{\text {sys }} / 1024$ |  |
| $\mathrm{f}_{4096}$ | $\mathrm{f}_{\text {sys }} / 4096$ | $\mathrm{f}_{\text {sys }} / 2048$ | $\mathrm{f}_{\text {sys }} / 8192$ |  |

Note: To set the peripheral device's clock select bits 1,0 to " $01_{2}$," be sure that a frequency of $f_{\text {sys }}$ must be 10 MHz or less.

## CLOCK GENERATING CIRCUIT

### 4.2 Clocks



Notes 1: After reset, these bits are allowed to be changed only once. If it is necessary to write a certain value to these bits, be sure to write the same value that has been written after the latest reset. 2: This decision is unnecessary If double is selected and the period of RESET $=$ "L" is "the oscillation stabilizing time of an oscillator +2 ms " or more.

Fig. 4.2.3 Setting procedure for clock control register 0 when using PLL frequency multiplier
4.2.3 Particular function select register 0

Figure 4.2 .4 shows the structure of the particular function select register 0, and Figure 4.2 .5 shows the writing procedure for the particular function select register 0 .

Particular function select register 0 (Address 62 ${ }_{16}$ )


| Bit | Bit name | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | STP instruction invalidity select bit | 0 : STP instruction is valid. <br> 1 : STP instruction is invalid. | 0 | RW (Note) |
| 1 | External clcok input select bit | 0 : Oscillation circuit is active. (Oscillator is connected.) Watchdog timer is used at stop mode termination. <br> 1 : Oscillation circuit is inactive. (External clock is input.) <br> When the system clock select bit (bit 5 at address $\mathrm{BC}_{16}$ ) = " 0 ," watchdog timer is not used at stop mode termination. When the system clock select bit = "1," watchdog timer is used at stop mode termination. | 0 | $\begin{array}{c\|} \text { RW } \\ \text { (Note) } \end{array}$ |
| 7 to 2 | Fix this bit to "0." |  | 0 | RW |

Note: Writing to these bits requires the following procedure:

- Write " 5516 " to this register. (The bit status does not change only by this writing.)
- Succeedingly, write " 0 " or " 1 " to each bit.

Also, use the MOVMB (MOVM when $m=1$ ) instruction or STAB (STA when $m=1$ ) instruction.
If an interrupt occurs between writing of " 5516 " and next writing of " 0 " or " 1 ," latter writing may be ignored. When there is a possibility that an interrupt occurs at the above timing, be sure to read this bit's contents after writing of " 0 " or " 1 ," and verify whether " 0 " or " 1 " has correctly been written or not.

Fig. 4.2.4 Structure of particular function select register 0

## CLOCK GENERATING CIRCUIT

### 4.2 Clocks

(1) External clock input select bit (bit 1)

When this bit is " 0 ," the oscillation driver circuit between pins Xin and Xout operates. At the stop mode termination owing to an interrupt request occurrence, the watching timer is used.
Setting this bit to "1" stops the oscillation driver circuit between pins Xin and Xout and keeps the output level at pin Xout being "H." (Refer to section "16.3 Stop of oscillation circuit.") At the stop mode termination owing to an interrupt request occurrence, the watchdog timer is not used if the system clock select bit (bit 5 at address $\mathrm{BC}_{16}$ ) = " 0 ," where as the watchdog timer is used if the system clock select bit = "1."
To rewrite this bit, write " 0 " or " 1 " just after writing of " 5516 " to address $62_{16}$. (See Figure 4.2.5.) Note that if an interrupt occurs between writing of " 5516 " and next writing of "0" or "1," latter writing may be ignored. When there is a possibility that an interrupt occurs at the above timing, be sure to read this bit's contents after writing of " 0 " or " 1, " and verify whether " 0 " or " 1 " has correctly been written or not.

In addition, even when the watchdog timer is disabled by the particular function select register 2 (address 6416), the watchdog timer can be active only at the stop mode termination if this bit $=$ " 0 ." (Refer to section "15.3 Stop mode.")


Fig. 4.2.5 Writing procedure for particular function select register 0

## [Precautions for clock generating circuit]

1. While pin RESET = "L" level and after reset, the PLL frequency multiplier is inactive. Clear the PLL circuit operation enable bit (bit 1 at address $\mathrm{BC}_{16}$ ) to " 0 " if the PLL frequency multiplier needs not to be active.
2. To select fpll as fsys after reset, set the system clock select bit (bit 5 at address $\mathrm{BC}_{16}$ ) to " 1 " 2 ms after $f\left(X_{\text {IN }}\right)$ has been stabilized. (See Figure 4.2.3.)
3. To change the multiplication ratio for the PLL frequency multiplier, clear the system clock select bit (bit 5 at address $\mathrm{BC}_{16}$ ) to " 0 " simultaneously. Then, set the system clock select bit to " 1 " 2 ms after the rewriting of the PLL multiplication ratio select bits (bits 2, 3 at address $\mathrm{BC}_{16}$ ). (See Figure 4.2.3.) After reset, the PLL multiplication ratio select bits are allowed to be changed only once. If it is necessary to write a certain value to these bits, be sure to write the same value that has been written after the latest reset.

## CLOCK GENERATING CIRCUIT

[Precautions for clock generating circuit]
MEMORANDUM

## CHAPTER <br> INPUT/OUTPUT PINS

5.1 Overview<br>5.2 Programmable I/O ports<br>5.3 Examples of handling unused pins

## INPUT/OUTPUT PINS

5.1 Overview, 5.2 Programmable I/O ports

### 5.1 Overview

Input/output pins (hereafter called I/O pins) have functions as programmable I/O port pins, internal peripheral devices's I/O pins, etc.
For the basic functions of each I/O pin, refer to section "1.3 Pin description." For the I/O functions of the internal peripheral devices, refer to relevant sections of each internal peripheral device.
This chapter describes the programmable I/O ports and examples of handling unused pins.

### 5.2 Programmable I/O ports

The programmable I/O ports have direction registers and port registers in the SFR area. Figure 5.2.1 shows the memory map of direction registers and port registers.

| Addresses |  |
| :---: | :---: |
| 316 | Port P1 register |
| 416 | (Note) |
| 516 | Port P1 direction register |
| 616 | Port P2 register |
| 716 | (Note) |
| 816 | Port P2 direction register |
| 916 | (Note) |
| A16 | Port P4 register |
| B16 | Port P5 register |
| C16 | Port P4 direction register |
| D16 | Port P5 direction register |
| E16 | Port P6 register |
| F16 | Port P7 register |
| 1016 | Port P6 direction register |
| 1116 | Port P7 direction register |
| 1216 | Port P8 register |
| 1316 | (Note) |
| 1416 | Port P8 direction register |
|  |  |

Note: Do not write to this address.
Fig. 5.2.1 Memory map of direction registers and port registers

### 5.2.1 Direction register

This register determines the I/O direction of programmable I/O ports. One bit of this register corresponds to one pin of the microcomputer, and this is the one-to-one relationship.
Figure 5.2.2 shows the structure of port $\mathrm{Pi}(\mathrm{i}=1,2,4$ to 8 ) direction register.

Port Pi direction register ( $\mathrm{i}=1,2,4$ to 8 )
(Addresses $516,816, \mathrm{C}_{16}, \mathrm{D}_{16}, 10_{16}, 11_{16,1416)}$


| Bit | Bit name | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Port Pio direction bit | 0 : Input mode <br> (The port functions as an input port.) <br> 1 : Output mode <br> (The port functions as an output port.) | 0 | RW |
| 1 | Port Pi1 direction bit |  | 0 | RW |
| 2 | Port Pi2 direction bit |  | 0 | RW |
| 3 | Port $\mathrm{Pi}_{3}$ direction bit |  | 0 | RW |
| 4 | Port Pi4 direction bit |  | 0 | RW |
| 5 | Port Pis direction bit |  | 0 | RW |
| 6 | Port Pi6 direction bit |  | 0 | RW |
| 7 | Port Pi7 direction bit |  | 0 | RW |

Notes 1: Nothing is assigned for bits 0 and 4 of the port P5 direction register. These bits are undefined at reading.
2: Nothing is assigned for bits 4 to 7 of the port P8 direction register. These bits are undefined at reading.
3: Any of bits 0 to 7 of the port P4 direction register becomes " 0 " by input of a falling edge to pin $\overline{\mathrm{P} 4 \mathrm{OUT} \text { cut } / \overline{N T o} \text {. (Refer to }}$ section "5.2.3 Pin $\overline{\text { P4OUTcut/INTo.") }}$
4: Any of bits 0 to 7 of the port P6 direction register becomes " 0 " by input of a falling edge to pin $\overline{\mathrm{P6OUTcut} / \mathrm{INT}} 4$. (Refer to section "5.2.4 Pin P6OUTcur//NT4.")

Fig. 5.2.2 Structure of port $\mathrm{Pi}(\mathrm{i}=1,2,4$ to 8$)$ direction register

## INPUT/OUTPUT PINS

### 5.2 Programmable I/O ports

### 5.2.2 Port register

Data is input from or output to the external by writing/reading data to/from a port register. A port register consists of a port latch which holds the output data and a circuit which reads the pin state. One bit of the port register corresponds to one pin of the microcomputer. (This is the one-to-one relationship.) Figure 5.2.3 shows the structure of the port $\mathrm{Pi}(\mathrm{i}=1,2,4$ to 8$)$ register.

- When outputting data from programmable I/O port which has been set to output mode
(1) By writing data to the corresponding bit of the port register, the data is written into the port latch.
(2) The data is output from the pin according to the contents of the port latch.

By reading the port register of a port which has been set to the output mode, the contents of the port latch is read out, instead of the pin state. Accordingly, the output data can be correctly read out without being affected by an external load, etc. (See "Figures 5.2.4 and 5.2.5.")

- When inputting data from programmable I/O port which has been set to input mode
(1) A pin which has been set to the input mode enters the floating state.
(2) By reading the corresponding bit of the port register, the data which has been input from the pin can be read out.

By writing data to a port register of a programmable I/O port which has been set to the input mode, the data is written only into the port latch and is not output to the external (Note). This pin remains floating state.

Note: When executing a read-modify-write instruction to a port register of a programmable I/O port which has been set to the input mode, the instruction will be executed to the data which has been input from the pin and the result will be written into the port register.

| Port Pi register ( $\mathrm{i}=1,2,4$ to 8) (Addresses $3_{16,} 6_{16}, \mathrm{~A}_{16}, \mathrm{~B}_{16}, \mathrm{E}_{16}, \mathrm{~F}_{16}, 1{ }_{16}$ ) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |
| Bit | Bit name | Funtion |  |  | At reset | R/W |
| 0 | Port pin Pio | Data is input from or output to a pin by reading from or writing to the corresponding bit. <br> 0 : "L" level <br> 1 : "H" level |  |  | Undefined | RW |
| 1 | Port pin $\mathrm{Pi}_{1}$ |  |  |  | Undefined | RW |
| 2 | Port pin $\mathrm{Pi}_{2}$ |  |  |  | Undefined | RW |
| 3 | Port pin $\mathrm{Pi}_{3}$ |  |  |  | Undefined | RW |
| 4 | Port pin $\mathrm{Pi}_{4}$ |  |  |  | Undefined | RW |
| 5 | Port pin $\mathrm{Pi}_{5}$ |  |  |  | Undefined | RW |
| 6 | Port pin Pi6 |  |  |  | Undefined | RW |
| 7 | Port pin $\mathrm{Pi}_{7}$ |  |  |  | Undefined | RW |

Notes 1: Nothing is assigned for bits 0 and 4 of the port P5 register. These bits are undefined at reading.
2: Nothing is assigned for bits 4 to 7 of the port P8 register. These bits are undefined at reading.

Fig. 5.2.3 Structure of port $\mathrm{Pi}(\mathrm{i}=1,2,4$ to 8$)$ register

Figures 5.2.4 to 5.2 .6 show the port peripheral circuits.


Fig. 5.2.4 Port peripheral circuits (1)

### 5.2 Programmable I/O ports



Fig. 5.2.5 Port peripheral circuits (2)

P8 ${ }_{2} / A_{10} / R_{x} D_{0}$

$\mathrm{P} 8_{3} / \mathrm{AN}_{11} / \mathrm{T}_{\times} \mathrm{D}_{2}$

$\overline{\text { P4OUTcut } / \overline{I N T o}}, \overline{\text { P6OUTcut } / \overline{N_{4}} 4}$


Fig. 5.2.6 Port peripheral circuits (3)

### 5.2.3 Pin $\overline{\text { P4OUTcut }} / \overline{N T}_{0}$ (Port-P4-output-cutoff signal input pin)

Any of bits 0 through 7 of the port $P 4$ direction register (address $\mathrm{C}_{16}$ ) are forcibly cleared to " 0 " by input of a falling edge to pin $\overline{\mathrm{P} 4 \mathrm{OUT} \mathrm{Cut}^{\prime}} / \overline{\mathrm{NT}}_{0}$, regardless of the mode of port pins $\mathrm{P} 4_{0}$ through $\mathrm{P} 4_{7}$; therefore, port pins $P 4_{0}$ through $\mathrm{P} 4_{7}$ enter the input mode. After that, if it is necessary to output data from port pins $\mathrm{P} 4_{0}$ through P 47 , be sure to do as follows:
(1) Return the input level at pin $\overline{\mathrm{P} 4 \mathrm{OUT}} \mathrm{cut} / \overline{\mathrm{NT}}_{0}$ to "H" level.
(2) Write data to the port P4 register (address $\mathrm{A}_{16}$ )'s bits, corresponding to the port P4 pins which will output data.
(3) Set the port P4 direction register's bits, corresponding to the port P4 pins in (2), to "1" in order to set these port pins to the output mode.
When input level at pin $\overline{\mathrm{P} 4 O U T c u t} / \overline{\mathrm{NT}_{0}}$ is "L", no bit of the port P4 direction register can be set to "1." When using port pins P 40 through P 47 as output port pins at all the time, connect pin P4OUTcut/INTo to Vcc via a resistor. Pin P4OUTcut/ $/ \overline{N_{0}}$ cannot serve as pin $\overline{\mathrm{NT}_{0}}$.
Also, when using pin $\overline{\mathrm{P} 4 O U \mathrm{~T}_{c u t}} / \overline{\mathrm{INT}} \mathrm{N}_{0}$ as an input pin of an external interrupt (pin $\left.\overline{\mathrm{INT}}\right)_{0}$, use port pins P 40 through $\mathrm{P}_{4}$ in the input mode.

### 5.2.4 Pin $\overline{\text { P6OUTcut }} / \overline{N_{1}} 4$ (Port-P6-output-cutoff signal input pin)

Any of bits 0 through 7 of the port P 6 direction register (address $10_{16}$ ) are forcibly cleared to " 0 " by input of a falling edge to pin $\overline{\mathrm{P} 6 O U T} \mathbf{c u t}^{/ \mathrm{INT}_{4}}$, regardless of the mode of port pins P60 through P67; therefore, port pins P6o through P67 enter the input mode. After that, if it is necessary to output data from port pins P6o through P67, be sure to do as follows:
(1) Return the input level at pin P6OUTcut/INT ${ }_{4}$ to "H" level.
(2) Write data to the port P6 register (address $\mathrm{E}_{16}$ )'s bits, corresponding to the port P6 pins which will output data.
(3) Set the port P6 direction register's bits, corresponding to the port P6 pins in (2), to "1" in order to set these port pins to the output mode.
When input level at pin $\overline{\mathrm{P} 6 \mathrm{OUTcut}} / \overline{\mathrm{NT}_{4}}$ is "L", no bit of the port P6 direction register can be set to "1." When using port pins P 60 through $\mathrm{P}_{7}$ as output port pins at all the time, connect pin $\overline{\mathrm{P} 6 O U T c u t}^{\mathrm{INT}_{4}}$ to Vcc via a resistor. Pin $\overline{\mathrm{P} 6 \mathrm{OUT} \mathrm{cut}^{\prime} / \mathrm{INT}_{4}}$ cannot serve as pin $\overline{\mathrm{NT}_{4}}$.
Also, when using pin $\overline{\mathrm{P} 6 \mathrm{OUTcut}} / \overline{\mathrm{NT}_{4}}$ as an input pin of an external interrupt (pin $\overline{\mathrm{INT}} 4$ ), use port pins $\mathrm{P}_{0}$ through $\mathrm{P}_{7}$ in the input mode.

## INPUT/OUTPUT PINS

### 5.3 Examples of handling unused pins

### 5.3 Examples of handling unused pins

When unusing an I/O pin, some handling is necessary for this pin. Examples of handling unused pins are described below.
The following are just examples. In actual use, the user shall modify them according to the user's application and properly evaluate their performance.

Table 5.3.1 Example of handling unused pins

| Pin name | Handling example |
| :---: | :---: |
| P1, P2, P4 to P8 | Set these pins to the input mode and connect each pin to Vcc or Vss via a resistor; or set these pins to the output mode and leave them open (Note 1). |
|  | Connect this pin to Vcc via a resistor. Select a falling edge for pins $\overline{\mathrm{NT}_{0}}$ and $\overline{\mathrm{INT}_{4}}$. |
| Xout (Note 2), $\mathrm{V}_{\text {cont }}$ (Note 3) | Leave these pins open. |
| AVcc | Connect this pin to Vcc. |
| AVss, Vref | Connect these pins to Vss. |

Notes 1: When leaving these pins open after they have been set to the output mode, note the following: these port pins are placed in the input mode from reset until they are switched to the output mode by software. Therefore, voltage levels of these pins are undefined and the power source current may increase while these port pins are placed in the input mode.
Software reliability can be enhanced by setting the contents of the above ports' direction registers periodically. This is because these contents may be changed by noise, a program runaway which occurs owing to noise, etc.
For unused pins, use the shortest possible wiring (within 20 mm from the microcomputer's pins).
2: This applies when a clock externally generated is input to pin Xin.
3: Be sure that the PLL circuit operation enable bit (bit 1 at address $\mathrm{BC}_{16}$ ) = " 0 ."


Fig. 5.3.1 Example of handling unused pins


## CHAPTER

## INTERRUPTS

6.1 Overview
6.2 Interrupt sources
6.3 Interrupt control
6.4 Interrupt priority level
6.5 Interrupt priority level detection circuit
6.6 Interrupt priority level detection time
6.7 Sequence from acceptance of interrupt request until execution of interrupt routine
6.8 Return from interrupt routine
6.9 Multiple interrupts
6.10 External interrupts
[Precautions for interrupts]

## INTERRUPTS

### 6.1 Overview

### 6.1 Overview

The M37905 provides 32 (including the reset) interrupt sources to generate interrupt requests.
Figure 6.1.1 shows the interrupt processing sequence.
When an interrupt request is accepted, a branch is made to the start address of the interrupt routine set in the interrupt vector table (addresses FFB4 ${ }_{16}$ to $\mathrm{FFFF}_{16}$ ). Set the start address of each interrupt routine to the corresponding interrupt vector address in the interrupt vector table.


Fig. 6.1.1 Interrupt processing sequence

When an interrupt request is accepted, the following registers' contents just before acceptance of an interrupt request are automatically pushed onto the stack area in ascending sequence from (1) to (3). For other registers of which contents are necessary, be sure to push and pop them by software.
(1) Program bank register (PG)
(2) Program counter (PCL, PCH)
(3) Processor status register (PSL, PSH)

Figure 6.1.2 shows the state of the stack area just before entering an interrupt routine.
Execute the RTI instruction at the end of this interrupt routine in order to return to the routine that the microcomputer was executing just before the interrupt request was accepted. By executing the RTI instruction, the register contents pushed onto the stack area are pulled in descending sequence from (3) to (1). Then, the suspended processing is resumed from where it left off.


Fig. 6.1.2 State of stack area just before entering interrupt routine

### 6.2 Interrupt sources

Tables 6.2.1 and 6.2.2 list the interrupt sources and the interrupt vector addresses. When programming, set the start address of each interrupt routine to the vector addresses listed in these tables.

Table 6.2.1 Interrupt sources and interrupt vector addresses (1)

| Interrupt source | Interrupt vector addresses |  | Remarks | Reference |
| :---: | :---: | :---: | :---: | :---: |
|  | High-order address | Low-order address |  |  |
| Reset | $\mathrm{FFFF}_{16}$ | $\mathrm{FFFE}_{16}$ | Non-maskable | 3. RESET |
| Zero division | FFFD ${ }_{16}$ | $\mathrm{FFFC}_{16}$ | Non-maskable software interrupt | 7900 Series Software Manual |
| BRK instruction (Note) | FFFB ${ }_{16}$ | FFFA ${ }_{16}$ | Do not use. |  |
| $\overline{\text { DBC (Note) }}$ | FFF9 ${ }_{16}$ | FFF8 ${ }_{16}$ |  |  |
| Watchdog timer | FFF7 ${ }_{16}$ | FFF6 ${ }_{16}$ | Non-maskable internal interrupt | 14. WATCHDOG TIMER |
| Reserved area | FFF516 | FFF4 ${ }_{16}$ | Do not use. |  |
| $\overline{\mathrm{NT} T_{0}}$ | $\mathrm{FFF}_{16}$ | FFF2 ${ }_{16}$ | Maskable external interrupts | 6.10 External interrupts |
| $\overline{\mathrm{NT}_{1}}$ | FFF1 ${ }_{16}$ | FFF0 ${ }_{16}$ |  |  |
| $\overline{\mathrm{NT}_{2}}$ | $\mathrm{FFEF}_{16}$ | $\mathrm{FFEE}_{16}$ |  |  |
| Timer A0 | FFED ${ }_{16}$ | $\mathrm{FFEC}_{16}$ | Maskable internal interrupts | 7. TIMER A |
| Timer A1 | $\mathrm{FFEB}_{16}$ | FFEA $_{16}$ |  |  |
| Timer A2 | FFE9 ${ }_{16}$ | FFE8 ${ }_{16}$ |  |  |
| Timer A3 | FFE7 ${ }_{16}$ | FFE6 ${ }_{16}$ |  |  |
| Timer A4 | FFE516 | FFE4 ${ }_{16}$ |  |  |
| Timer B0 | FFE3 ${ }_{16}$ | FFE2 ${ }_{16}$ | Maskable internal interrupts | 8. TIMER B |
| Timer B1 | FFE1 ${ }_{16}$ | FFE0 ${ }_{16}$ |  |  |
| Timer B2 | $\mathrm{FFDF}_{16}$ | $\mathrm{FFDE}_{16}$ |  |  |
| UART0 receive | $\mathrm{FFDD}_{16}$ | $\mathrm{FFDC}_{16}$ | Maskable internal interrupts | 11. SERIAL I/O |
| UART0 transmit | FFDB ${ }_{16}$ | $\mathrm{FFDA}_{16}$ |  |  |
| UART1 receive | FFD9 ${ }_{16}$ | FFD8 ${ }_{16}$ |  |  |
| UART1 transmit | FFD7 ${ }_{16}$ | FFD6 ${ }_{16}$ |  |  |
| A-D conversion | FFD516 | FFD4 ${ }_{16}$ | Maskable internal interrupt | 12. A-D CONVERTER |
| $\overline{\mathrm{NT}_{3}}$ | FFD316 | FFD2 ${ }_{16}$ | Maskable external interrupts | 6.10 External interrupts |
| $\overline{\mathrm{INT}_{4}}$ | FFD1 ${ }_{16}$ | FFD0 ${ }_{16}$ |  |  |
| Reserved area | $\mathrm{FFCF}_{16}$ | $\mathrm{FFCE}_{16}$ | Do not use. |  |
| Reserved area | $\mathrm{FFCD}_{16}$ | $\mathrm{FFCC}_{16}$ |  |  |
| Address matching detection | $\mathrm{FFCB}_{16}$ | $\mathrm{FFCA}_{16}$ | Non-maskable software interrupt | 17. DEBUG FUNCTION |
| Reserved area | FFC9 ${ }_{16}$ | FFC8 ${ }_{16}$ | Do not use. |  |
| $\overline{\mathrm{NT}} 5$ | FFC7 ${ }_{16}$ | FFC6 ${ }_{16}$ | Maskable external interrupts | 6.10 External interrupts |
| $\overline{\mathrm{NT}_{6}}$ | FFC5 ${ }_{16}$ | FFC4 ${ }_{16}$ |  |  |
| $\overline{\mathrm{NTT}}$ | FFC3 ${ }_{16}$ | FFC2 ${ }_{16}$ |  |  |

Note: The BRK instruction and the $\overline{\mathrm{DBC}}$ interrupt are used exclusively for a debugger.

- Maskable interrupt: An interrupt of which request's acceptance can be disabled by software.
- Non-maskable interrupt (including zero division, watchdog timer, and address matching detection interrupts): An interrupt which is certain to be accepted when its request occurs. These interrupts do not have their interrupt control registers and are not affected by the interrupt disable flag (I).


## INTERRUPTS

### 6.2 Interrupt sources

Table 6.2.2 Interrupt sources and interrupt vector addresses (2)

| Interrupt source | Interrupt vector addresses |  | Remarks | Reference |
| :---: | :---: | :---: | :---: | :---: |
|  | High-order address | Low-order address |  |  |
| Timer A5 | FFC1 ${ }_{16}$ | FFC0 ${ }_{16}$ | Maskable internal interrupts | 7. TIMER A |
| Timer A6 | $\mathrm{FFBF}_{16}$ | $\mathrm{FFBE}_{16}$ |  |  |
| Timer A7 | $\mathrm{FFBD}_{16}$ | $\mathrm{FFBC}_{16}$ |  |  |
| Timer A8 | $\mathrm{FFBB}_{16}$ | $\mathrm{FFBA}_{16}$ |  |  |
| Timer A9 | FFB9 ${ }_{16}$ | FFB816 |  |  |
| UART2 transmit | FFB7 ${ }_{16}$ | FFB616 | Maskable internal interrupts | 11. SERIAL I/O |
| UART2 receive | FFB5 ${ }_{16}$ | FFB416 |  |  |

- Maskable interrupt: An interrupt of which request's acceptance can be disabled by software.


### 6.3 Interrupt control

The maskable interrupts are controlled by the following : - Interrupt request bit -Interrupt priority level select bits -Processor interrupt priority level (IPL) - Interrupt disable flag (I)

$$
\begin{aligned}
& \} \text { Assigned to an interrupt control register of each interrupt. } \\
& \text { Assigned to the processor status register (PS). }
\end{aligned}
$$

Figure 6.3.1 shows the memory assignment of the interrupt control registers, and Figures 6.3.2 shows their structures.

| Address |  |
| :---: | :---: |
| 6E16 | $\overline{\mathrm{NT} 3}$ interrupt control register |
| 6F16 | $\overline{\mathrm{NT} 4}$ interrupt control register |
| 7016 | A-D conversion interrupt control register |
| 7116 | UART0 transmit interrupt control register |
| 7216 | UART0 receive interrupt control register |
| 7316 | UART1 transmit interrupt control register |
| 7416 | UART1 receive interrupt control register |
| 7516 | Timer A0 interrupt control register |
| 7616 | Timer A1 interrupt control register |
| 7716 | Timer A2 interrupt control register |
| 7816 | Timer A3 interrupt control register |
| 7916 | Timer A4 interrupt control register |
| 7A16 | Timer B0 interrupt control register |
| 7B16 | Timer B1 interrupt control register |
| $7 \mathrm{C}_{16}$ | Timer B2 interrupt control register |
| 7D16 | $\overline{\text { INTo }}$ interrupt control register |
| 7E16 | $\overline{\mathrm{NT} 1}$ interrupt control register |
| 7F16 | $\overline{\mathrm{NT}} 2 \mathrm{interrupt} \mathrm{control} \mathrm{register}$ |
|  |  |
| F116 | UART2 transmit interrupt control register |
| F216 | UART2 receive interrupt control register |
|  |  |
| F516 | Timer A5 interrupt control register |
| F616 | Timer A6 interrupt control register |
| F716 | Timer A7 interrupt control register |
| F816 | Timer A8 interrupt control register |
| F916 | Timer A9 interrupt control register |
|  |  |
|  |  |
|  |  |
| FD16 | $\overline{\mathrm{NT} 5}$ interrupt control register |
| FE16 | $\overline{\mathrm{NT} 6}$ interrupt control register |
| FF16 | $\overline{\mathrm{NT} 7}$ interrupt control register |
|  |  |

Fig. 6.3.1 Memory assignment of interrupt control registers

## INTERRUPTS

### 6.3 Interrupt control

$\overline{\mathrm{INT}}{ }_{0}, \overline{\mathrm{INT}_{1}}, \overline{\mathrm{INT}_{2}}$ interrupt control registers (Addresses $7 \mathrm{D}_{16}, 7 \mathrm{E}_{16}, 7 \mathrm{~F}_{16}$ ) $\overline{\mathrm{INT}_{3}}, \overline{\mathrm{INT}_{4}}$ interrupt control registers (Addresses 6E ${ }_{16}, 6 \mathrm{~F}_{16}$ )
$\overline{\mathrm{INT}_{5}}, \overline{\mathrm{INT}_{6}}, \overline{\mathrm{INT}_{7}}$ interrupt control registers (Addresses $\mathrm{FD}_{16}, \mathrm{FE}_{16}, \mathrm{FF}_{16}$ )


| Bit | Bit name | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Interrupt priority level select bits | b2 b1 b0 <br> 000 : Level 0 (Interrupt disabled) <br> 001 : Level 1 <br> 010 : Level 2 <br> 011 : Level 3 <br> 100 : Level 4 <br> 101 : Level 5 <br> 110 : Level 6 <br> 111 : Level 7 | 0 | RW |
| 2 |  |  | 0 | RW |
| 3 | Interrupt request bit (Note 1) | 0 : No interrupt requested <br> 1 : Interrupt requested | 0 | RW (Note 2) |
| 4 | Polarity select bit | 0 : The interrupt request bit is set to " 1 " at " H " level when level sense is selected; this bit is set to " 1 " at falling edge when edge sense is selected. <br> 1 : The interrupt request bit is set to " 1 " at " L " level when level sense is selected; this bit is set to " 1 " at rising edge when edge sense is selected. | 0 | RW |
| 5 | Level sense/Edge sense select bit | 0 : Edge sense <br> 1 : Level sense | 0 | RW |
| 7, 6 | Nothing is assigned. |  | Undefined | - |

Notes 1: The interrupt request bits of $\overline{\mathrm{INT}}_{0}$ to $\overline{\mathrm{INT}}_{7}$ interrupts are invalid when the level sense is selected.
2: When writing to this bit, use the MOVM (MOVMB) or STA (STAB, STAD) instruction.

A-D conversion, UART0 and 1 transmit, UART0 and 1 receive, timers A0 to A4, timers B0 to B2 interrupt control registers (Addresses 7016 to $7 \mathrm{C}_{16}$ )
UART2 transmit, UART2 receive interrupt control registers (Addresses F1 ${ }_{16}$, F 216 $^{\text {) }}$
Timers A5 to A9 interrupt control registers (Addresses F516 to F916)


| Bit | Bit name | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Interrupt priority level select bits | 000 : Level 0 (Interrupt disabled) <br> 001 : Level 1 <br> 010 : Level 2 <br> 011 : Level 3 <br> 100 : Level 4 <br> 101 : Level 5 <br> 110 : Level 6 <br> 111 : Level 7 | 0 | RW |
| 1 |  |  | 0 | RW |
| 2 |  |  | 0 | RW |
| 3 | Interrupt request bit | 0 : No interrupt requested <br> 1 : Interrupt requested | $\begin{gathered} 0 \\ \text { (Note 1) } \end{gathered}$ | RW (Note 2) |
| 7 to 4 | Nothing is assigned. |  | Undefined | - |

Notes 1: The A-D conversion interrupt request bit is undefined after reset.
2: When writing to this bit, use the MOVM (MOVMB) or STA (STAB, STAD) instruction.

Fig. 6.3.2 Structure of interrupt control register

### 6.3.1 Interrupt disable flag (I)

All maskable interrupts can be disabled by this flag. When this flag is set to " 1 ," all maskable interrupts are disabled; when this flag is cleared to " 0 ," those interrupts are enabled. Because this flag is set to " 1 " at reset, clear this flag to " 0 " when enabling interrupts.

### 6.3.2 Interrupt request bit

When an interrupt request occurs, this bit is set to "1." This bit remains set to "1" until the interrupt request is accepted; it is cleared to " 0 " when the interrupt request is accepted.
This bit can also be set to "0" or " 1 " by software.
The $\overline{\mathrm{INT}} \mathrm{T}_{\mathrm{i}}$ interrupt request bit ( $\mathrm{i}=0$ to 7 ) is ignored when the corresponding $\overline{\mathrm{INT}} \mathrm{T}_{\mathrm{i}}$ interrupt is used with the level sense.

### 6.3.3 Interrupt priority level select bits and Processor interrupt priority level (IPL)

The interrupt priority level select bits are used to determine the priority level of each interrupt.
When an interrupt request occurs, its interrupt priority level is compared with the processor interrupt priority level (IPL). The requested interrupt is enabled only when the comparison result meets the following condition. Accordingly, any interrupt can be disabled by setting its interrupt priority level to 0 .

## Each interrupt priority level > Processor interrupt priority level (IPL)

Table 6.3.1 lists the setting of interrupt priority levels, and Table 6.3.2 lists the enabled interrupt's levels according to the IPL contents.

The interrupt disable flag (I), interrupt request bit, interrupt priority level select bits, and processor interrupt priority level (IPL) are independent of one another; they do not affect one another. Interrupt requests are accepted only when all of the following conditions are satisfied.
-Interrupt disable flag (I) = "0"

- Interrupt request bit $=" 1 "$
- Interrupt priority level > Processor interrupt priority level (IPL)


## INTERRUPTS

### 6.3 Interrupt control

Table 6.3.1 Setting of interrupt priority level

| Interrupt priority level select bits |  |  | Interrupt priority level | Priority |
| :---: | :---: | :---: | :---: | :---: |
| b2 | b1 | b0 |  |  |
| 0 | 0 | 0 | Level 0 (Interrupt disabled) | - |
| 0 | 0 | 1 | Level 1 | Low |
| 0 | 1 | 0 | Level 2 |  |
| 0 | 1 | 1 | Level 3 |  |
| 1 | 0 | 0 | Level 4 |  |
| 1 | 0 | 1 | Level 5 | W |
| 1 | 1 | 0 | Level 6 | $V$ |
| 1 | 1 | 1 | Level 7 | High |

Table 6.3.2 Enabled interrupt's levels according to IPL contents

| $\mathrm{IPL} \mathrm{I}_{2}$ | $\mathrm{IPL} \mathrm{I}_{1}$ | IPL | Enabled interrupt's level |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | Level 1 and above are enabled. |
| 0 | 0 | 1 | Level 2 and above are enabled. |
| 0 | 1 | 0 | Level 3 and above are enabled. |
| 0 | 1 | 1 | Level 4 and above are enabled. |
| 1 | 0 | 0 | Level 5 and above are enabled. |
| 1 | 0 | 1 | Levels 6 and 7 are enabled. |
| 1 | 1 | 0 | Only level 7 is enabled. |
| 1 | 1 | 1 | All maskable interrupts are disabled. |

IPLo: Bit 8 in processor status register (PS)
$\mathrm{IPL}_{1}$ : Bit 9 in processor status register (PS)
IPL2: Bit 10 in processor status register (PS)

### 6.4 Interrupt priority level

When the interrupt disable flag $(\mathrm{I})=$ " 0 " (interrupts enabled) and more than one interrupt request is detected at the same sampling timing, which means a timing to check whether an interrupt request exists or not, they are accepted in descending sequence from the highest priority level.
A maskable interrupt can be set to the desired priority level by using the interrupt priority level select bits. The priority levels of reset and a watchdog timer interrupt are set by hardware. Figure 6.4.1 shows the interrupt priority levels set by hardware.

Note that software interrupts are not affected by the interrupt priority levels. Whenever an instruction is executed, a branch is certainly made to the interrupt routine.


Fig. 6.4.1 Interrupt priority levels set by hardware

## INTERRUPTS

### 6.5 Interrupt priority level detection circuit

### 6.5 Interrupt priority level detection circuit

The interrupt priority level detection circuit is used to select the interrupt with the highest priority level from multiple interrupt requests sampled at the same timing. Figure 6.5.1 shows the interrupt priority level detection circuit.


Fig. 6.5.1 Interrupt priority level detection circuit

The following explains the operation of the interrupt priority level detection circuit using Figure 6.5.2.
The interrupt priority level of a requested interrupt ( Y in Figure 6.5.2) is compared with the resultant priority level which is sent from the preceding comparator ( X in Figure 6.5.2); the interrupt with the higher priority level will be sent to the next comparator ( $Z$ in Figure 6.5.2). (The initial value of the comparison level is " 0. .") For an interrupt which is not requested, the comparison is not performed, and the priority level which is sent from the preceding comparator is sent to the next comparator as it is. When the two priority levels are found the same, as a resultant of the comparison, the priority level which is sent from the preceding comparator will be sent to the next comparator. Accordingly, when the same priority level is set to multiple interrupts by software, their interrupt priority levels are handled as follows:

UART2 transmit $>$ UART2 receive $>$ Timer A9 $>$ Timer A8 $>$ Timer A7 $>$ Timer A6 $>$ Timer A5 $>\overline{\mathrm{NT}_{7}}>\overline{\mathrm{NT}_{6}}$ $>\overline{\mathrm{INT}_{5}}>\overline{\mathrm{INT}_{4}}>\overline{\mathrm{NT}_{3}}>\mathrm{A}-\mathrm{D}$ conversion $>$ UART1 transmit $>$ UART1 receive $>$ UART0 transmit $>$ UART0 receive $>$ Timer $\mathrm{B} 2>$ Timer $\mathrm{B} 1>$ Timer $\mathrm{B} 0>$ Timer $\mathrm{A} 4>$ Timer $\mathrm{A} 3>$ Timer $\mathrm{A} 2>$ Timer A1 $>$ Timer A0 $>$ $\overline{\mathrm{NT}_{2}}>\overline{\mathrm{NNT}_{1}}>\overline{\mathrm{INT}_{0}}$

Among the multiple interrupt requests sampled at the same timing, one request with the highest priority level is detected by the above comparison.

Then, this highest interrupt priority level is compared with the processor interrupt priority level (IPL). When this interrupt priority level is higher than IPL and the interrupt disable flag (I) is " 0 ," the interrupt request is accepted. An interrupt request which is not accepted here is retained until it is accepted or its interrupt request bit is cleared to " 0 " by software.
The interrupt priority level is detected when the CPU fetches an op code, which is called the CPU's op-code fetch cycle. However, when an op-code fetch cycle starts during detection of an interrupt priority, a new interrupt priority detection does not start. (See Figure 6.6.2.) Since the state of the interrupt request bit and interrupt priority levels are latched during the interrupt priority detection, even if they change, the interrupt priority detection is performed for the state just before the change occurs.

The interrupt priority level is detected when the CPU fetches an op code. Therefore, in the following case, no interrupt request is accepted until the CPU fetches the op code of the next instruction after the following operation is completed:
-Execution of an instruction which requires many cycles, such as the MVN and MVP instructions


Fig. 6.5.2 Interrupt priority level detection model

## INTERRUPTS

### 6.6 Interrupt priority level detection time

### 6.6 Interrupt priority level detection time

When the interrupt priority level detection time has passed after sampling starts, an interrupt request is accepted. The interrupt priority level detection time can be selected by software. (See Figure 6.6.1.) Usually, select " 2 cycles of $\mathrm{f}_{\text {sys" }}$ as the interrupt priority level detection time.
Figure 6.6 .2 shows the interrupt priority level detection time.

Processor mode register 0 (Address 5 $\mathrm{E}_{16}$ )


| Bit | Bit name | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Processor mode bits | b1 b0 <br> 00 : Single-chip mode <br> 01 : Do not select. <br> 10 : Do not select. <br> 11 : Do not select. | 0 | RW |
| 1 |  |  | 0 | RW |
| 2 | Any of these bits may be either " 0 " or " 1. " |  | 0 | RW |
| 3 |  |  | 1 | RW |
| 4 | Interrupt priority detection time select bits | b5 b4 <br> $00: 7$ cycles of fsys 01 : 4 cycles of fsys $10: 2$ cycles of fsys 11 : Do not select. | 0 | RW |
| 5 |  |  | 0 | RW |
| 6 | Software reset bit | The microcomputer is reset by writing " 1 " to this bit. The value is " 0 " at reading. | 0 | WO |
| 7 | Fix this bit to "0." |  | 0 | RW |

$X$ : It may be either " 0 " or " 1 ."

Fig. 6.6.1 Structure of processor mode register 0


Note: The pulse resides when " 2 cycles of fsys" is selected.

Fig. 6.6.2 Interrupt priority level detection time

### 6.7 Sequence from acceptance of interrupt request until execution of interrupt routine

The sequence from acceptance of an interrupt request until execution of the interrupt routine is described below.
When an interrupt request is accepted, the interrupt request bit of the accepted interrupt is cleared to " 0. ." And then, the interrupt processing starts from the cycle just after completion of the instruction execution which was executed at acceptance of the interrupt request. Figure 6.7.1 shows the sequence from occurrence of an interrupt request until execution of the interrupt routine. After execution of an instruction at acceptance of the interrupt request is completed, an INTACK (Interrupt Acknowledge) sequence is executed, and a branch is made to the start address of the interrupt routine allocated in addresses $0_{16}$ to FFFF ${ }_{16}$.
In the INTACK sequence, the following are automatically performed in ascending sequence from (1) to (6).
(1) The contents of the program bank register (PG) just before performing the INTACK sequence are pushed onto stack.
(2) The contents of the program counter (PC) just before performing the INTACK sequence are pushed onto stack.
(3) The contents of the processor status register (PS) just before performing the INTACK sequence is pushed onto stack.
(4) The interrupt disable flag (I) is set to "1."
(5) The interrupt priority level of the accepted interrupt is set into the processor interrupt priority level (IPL).
(6) The contents of the program bank register (PG) are cleared to " $00_{16}$," and the contents of the interrupt vector address are set into the program counter (PC).

Performing the INTACK sequence requires at least 15 cycles of $f_{\text {sys. }}$. Figure 6.7 .2 shows the INTACK sequence timing. After the INTACK sequence is completed, the instruction execution starts from the start address of the interrupt routine.


Fig. 6.7.1 Sequence from occurrence of interrupt request until execution of interrupt routine

## INTERRUPTS

6.7 Sequence from acceptance of interrupt request until execution of interrupt routine

Fig. 6.7.2 INTACK sequence timing (at minimum)

### 6.7.1 Change in IPL at acceptance of interrupt request

When an interrupt request is accepted, the processor interrupt priority level (IPL) is replaced with the interrupt priority level of the accepted interrupt. This results in easy control of the processing for multiple interrupts. (Refer to section "6.9 Multiple interrupts.")
At acceptance of a watchdog timer interrupt request, a zero division request, or address matching detection interrupt request or at reset, a value in Table 6.7.1 is set into the IPL.

Table 6.7.1 Change in IPL at acceptance of interrupt request

| Interrupts | Change in IPL |
| :--- | :--- |
| Reset | Level 0 ("0002") is set. |
| Watchdog timer | Level 7 ("1112") is set. |
| Zero division | Not changed. |
| Address matching detection | Not changed. |
| Other interrupts | Accepted interrupt's priority level is set. |

### 6.7.2 Push operation for registers

The push operation for registers performed in the INTACK sequence depends on whether the contents of the stack pointer $(S)$ at acceptance of an interrupt request are even or odd.
When the contents of the stack pointer (S) are even, the contents of the program counter (PC) and the processor status register (PS) are simultaneously pushed in a unit of 16 bits. When the contents of the stack pointer (S) are odd, each of PC and PS is pushed in a unit of 8 bits. Figure 6.7 .3 shows the push operation for registers.
In the INTACK sequence, only the contents of the program bank register (PG), program counter (PC), and processor status register (PS) are pushed onto the stack area. Other necessary registers must be pushed by software at the start of the interrupt routine.
By using the PSH instruction, all CPU registers, except the stack pointer (S), can be pushed with 1 instruction.
(1) When contents of stack pointer (S) are even

(2) When contents of stack pointer (S) are odd


* [ S ] is the initial address that the stack pointer ( S ) indicates at acceptance of an interrupt request. The S's contents become "[S] - 5" after all of the above registers are pushed.

Fig. 6.7.3 Push operation for registers

## INTERRUPTS

### 6.8 Return from interrupt routine, 6.9 Multiple interrupts

### 6.8 Return from interrupt routine

When the RTI instruction is executed at the end of the interrupt routine, the contents of the program bank register (PG), program counter (PC), and processor status register (PS) which were pushed onto the stack area just before the INTACK sequence are automatically pulled. After this, the control returns to the original routine. And then, the suspended processing, which was in progress before acceptance of the interrupt request, is resumed.
Before the RTI instruction is executed, registers which were pushed by software in the interrupt routine must be pulled in the same data length and register length as those in pushing, using the PUL instruction, etc.

### 6.9 Multiple interrupts

Just after a branch is made to an interrupt routine, the following occur:

- Interrupt disable flag (I) = "1" (Interrupts are disabled.)
- Interrupt request bit of accepted interrupt = "0"
-Processor interrupt priority level (IPL) = Interrupt priority level of accepted interrupt
Accordingly, as long as the IPL remains unchanged, an interrupt request, whose priority level is higher than that of the interrupt which is in progress, can be accepted by clearing the interrupt disable flag (I) to "0" in an interrupt routine. In this way, multiple interrupts are processed.
Figure 6.9 .1 shows the processing for multiple interrupts.
An interrupt request which has not been accepted because its priority level is lower is retained. When the $\mathbf{R T I}$ instruction is executed, the interrupt priority level of the routine which was in progress just before acceptance of an interrupt request is pulled into the IPL. Therefore, if the following relationship is satisfied when interrupt priority level detection is performed next, the retained interrupt request will be accepted.


## Retained interrupt request's priority level > Processor interrupt priority level (IPL)

Note: When any of the following interrupt requests is generated while an interrupt routine is in progress, this interrupt request is accepted at once: zero division, watchdog timer, and address matching detection.


Fig. 6.9.1 Processing for multiple interrupts

## INTERRUPTS

### 6.10 External interrupts

### 6.10 External interrupts

The external interrupts consist of $\overline{\mathrm{NT}} \mathrm{i}$ interrupts.

### 6.10.1 $\overline{\mathrm{INT}_{i}}$ interrupt

An $\overline{\mathbb{N T}_{\mathrm{i}}}\left(\mathrm{i}=0\right.$ to 7 ) interrupt request occurs by an input signal to pin $\overline{N T}_{\mathrm{i}}$. Table 6.10.1 lists the occurrence factor of the $\overline{\mathrm{N} \mathrm{T}_{\mathrm{i}}}$ interrupt request.
When using any of pins $\mathrm{P} 51 / / \overline{\mathrm{NT}_{1}}, \mathrm{P} 52 / \mathrm{NT}_{2}, \mathrm{P}_{3} / \overline{\mathrm{NT}_{3}}, \mathrm{P}_{5} / \overline{\mathrm{NT}_{5}}, \mathrm{P} 5_{6} / \overline{\mathrm{NT}_{6}}, \mathrm{P} 57 / \overline{\mathrm{NT}_{7}}$ as an input pin of the external interrupt, be sure to clear the port P5 direction register's bit. (See Figure 6.10.2.)
When using pin $\overline{\mathrm{P} 4 \mathrm{OUTcut}} / \overline{\mathrm{NT}} \mathrm{T}_{0}$ as an input pin of an external interrupt (pin $\overline{\mathrm{NT}} \mathrm{T}_{0}$ ), be sure to use port pins P 40 to P 47 in the input mode. (Refer to section "5.2.3 Pin P4OUTcut/INTo.")
When using pin $\overline{\mathrm{P} 6 \mathrm{OUT} \mathrm{cut}^{\prime} / \mathrm{NT}_{4}}$ as an input pin of an external interrupt (pin $\overline{\mathrm{NT}_{4}}$ ), be sure to use port pins $\mathrm{P} 6_{0}$ to $\mathrm{P} 6_{7}$ in the input mode. (Refer to section "5.2.4 Pin P6OUTcut/NT4.")
The signal input to pin $\overline{N T_{i}}$ requires "H" or " L " level width of $\underline{250}$ ns or more, independent of $\mathrm{f}\left(\mathrm{XIIN}^{\prime}\right)$. By reading out the $\mathbb{N T} T_{i}$ read bit (See Figure 6.10.1.), the state of pin $\mathbb{N T T _ { i }}$ can be read out.

Note: Selection of the interrupt occurrence factor requires the following conditions:

- when an input signal's falling edge or "L" level is selected, be sure that "L" level width $\geq 250 \mathrm{~ns}$.
- when an input signal's rising edge or " H " level is selected, be sure that "H" level width $\geq 250 \mathrm{~ns}$.

Table 6.10.1 Occurrence factor of $\overline{\mathbf{N} T_{i}}$ interrupt request

|  | Level sense/Edge sense select bit (bit 5 at addresses 7D $\mathrm{D}_{16}$ to $7 \mathrm{~F}_{16}$ $6 \mathrm{E}_{16}, 6 \mathrm{~F}_{16}, \mathrm{FD}_{16}$ to $\mathrm{FF}_{16}$ ) | Polarity select bit (bit 4 at addresses $7 \mathrm{D}_{16}$ to $7 \mathrm{~F}_{16}, 6 \mathrm{E}_{16}, 6 \mathrm{~F}_{16}, \mathrm{FD}_{16}$ to $\mathrm{FF}_{16}$ ) | Occurrence factor of interrupt request (An interrupt request occurs when the input signal of pin $\overline{\mathrm{NT}_{\mathrm{i}}}$ is as follows.) |
| :---: | :---: | :---: | :---: |
| $\overline{\mathrm{INT}_{0}}$ to $\overline{\mathrm{NNT}_{7}}$ | 0 | 0 | Falling edge (Edge sense) |
|  | 0 | 1 | Rising edge (Edge sense) |
|  | 1 | 0 | "H" level (Level sense) |
|  | 1 | 1 | "L" level (Level sense) |

The $\mathbb{N N T}_{i}$ interrupt request occurs by detecting the state of pin $\overline{\mathrm{NT}}_{i}$ all the time. Therefore, when the user does not use an $\overline{\mathrm{INT}}_{i}$ interrupt, be sure to set the $\mathrm{TNT}_{i}$ interrupt's priority level to 0 .

External interrupt input read register (Address $95_{16}$ )


| Bit | Bit name | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | $\overline{\text { INTo }}$ read out bit | The input level at the corresponding pin is read out. <br> 0 : "L" level <br> 1 : "H" level | Undefined | RO |
| 1 | $\overline{\mathrm{INT}}{ }_{1}$ read out bit |  | Undefined | RO |
| 2 | $\overline{\mathrm{INT}_{2}}$ read out bit |  | Undefined | RO |
| 3 | $\overline{\mathrm{NT}_{3}}$ read out bit |  | Undefined | RO |
| 4 | $\overline{\mathrm{NT}}{ }_{4}$ read out bit |  | Undefined | RO |
| 5 | $\overline{\mathrm{NT}}{ }_{5}$ read out bit |  | Undefined | RO |
| 6 | $\overline{\mathrm{INT}_{6}}$ read out bit |  | Undefined | RO |
| 7 | $\overline{\mathrm{NT}}{ }_{7}$ read out bit |  | Undefined | RO |

Fig. 6.10.1 Structure of external interrupt input read register

Port P5 direction register (Address D16)


| Bit | Corresponding pin | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Nothing is assigned. |  | Undefined | - |
| 1 | Pin $\overline{\mathrm{NT} T_{1}}$ | 0 : Input mode <br> 1 : Output mode <br> When using this pin as an external interrupt's input pin, be sure to clear the corresponding bit to " 0 ." | 0 | RW |
| 2 | Pin $\overline{\mathrm{NT}}{ }_{2}\left(\mathrm{RTP}_{\text {trai }}\right.$ ) |  | 0 | RW |
| 3 | Pin $\overline{\mathrm{NT}}_{3}$ (RTPtrgo) |  | 0 | RW |
| 4 | Nothing is assigned. |  | Undefined | - |
| 5 | Pin $\mathrm{INT}_{5}$ (TBOIN/IDW) | 0 : Input mode <br> 1 : Output mode <br> When using this pin as an external interrupt's input pin, be sure to clear the corresponding bit to " 0 ." | 0 | RW |
| 6 | Pin $\overline{\mathrm{NT}}{ }_{6}(\mathrm{~TB} 1$ ı/ILDV) |  | 0 | RW |
| 7 | Pin $\overline{\mathrm{NT}_{7}}$ (TB2in/IDU) |  | 0 | RW |

Note: ( ) shows the I/O pins of other internal peripheral devices which are multiplexed.

Fig. 6.10.2 Relationship between port P5 direction register and external interrupt's input pins

## INTERRUPTS

### 6.10 External interrupts

### 6.10.2 Functions of $\overline{\mathrm{INT}}$ interrupt request bit

Figure 6.10.3 shows an $\mathbb{N T}_{\mathrm{i}}$ interrupt request.

## (1) Functions when edge sense is selected

In this case, the interrupt request bit has the same function as that of an internal interrupt. That is, when an interrupt request occurs, the interrupt request bit is set to " 1 " and retains this state until the interrupt request is accepted. When this bit is cleared to " 0 " by software, the interrupt request is cancelled; when this bit is set to " 1 " by software, the interrupt request can occur.
(2) Functions when level sense is selected

In this case, the interrupt request bit is ignored.
$\overline{\mathrm{NT}} \mathrm{T}_{\mathrm{i}}$ interrupt requests continuously occur while the level at pin $\overline{\mathrm{NT}} \mathrm{T}_{\mathrm{i}}$ is the valid level*; when the level at pin $\overline{\mathrm{NT}_{\mathrm{i}}}$ changes from the valid level to the invalid level*2 before the corresponding $\overline{\mathrm{N} \mathrm{T}_{\mathrm{i}}}$ interrupt request is accepted, this interrupt request is not retained. (See Figure 6.10.4.)

Valid level*': This means the level selected by the polarity select bit (bit 4 at addresses $7 \mathrm{D}_{16}$ to $7 \mathrm{~F}_{16}$, $6 \mathrm{E}_{16}, 6 \mathrm{~F}_{16}, \mathrm{FD}_{16}$ to $\mathrm{FF}_{16}$ )
Invalid level*2: This means the reversed level of "valid level"


Fig. 6.10.3 $\overline{\mathrm{NT}} \mathrm{I}$ Interrupt request


Fig. 6.10.4 Occurrence of $\overline{\mathrm{INT}} \mathrm{i}$ interrupt request when level sense is selected

### 6.10.3 Switching of $\overline{\mathrm{INT}} \mathrm{T}_{\mathrm{i}}$ to interrupt request occurrence factor

When the $\overline{\mathrm{INT}} \mathrm{T}_{\mathrm{i}}$ interrupt request occurrence factor is switched in one of the following ways, there is a possibility that the corresponding interrupt request bit is set to "1":

- Switching the factor from the level sense to the edge sense
- Switching the polarity

Therefore, after this switching, make sure to clear the corresponding interrupt request bit to " 0 ." Figure 6.10 .5 shows an example of the switching procedure for the $\overline{\mathrm{NT}} \mathrm{T}_{\mathrm{i}}$ interrupt request's occurrence factor.


Note: The above settings must be done separately. Multiple settings must not be done at the same time, in other words, they must not be done only by 1 instruction.

Fig. 6.10.5 Example of switching procedure for $\overline{\mathrm{INT}}_{\mathrm{i}}$ interrupt request's occurrence factor

## INTERRUPTS

[Precautions for interrupts]

## [Precautions for interrupts]

1. In order to change the interrupt priority level select bits (bits 0 to 2 at addresses $6 \mathrm{E}_{16}$ to $7 \mathrm{~F}_{16}, \mathrm{~F} 1_{16}$, $\mathrm{F} 2_{16}$, $\mathrm{F} 5_{16}$ to $\mathrm{F}_{16}, \mathrm{FD}_{16}$ to $\mathrm{FF}_{16}$ ), 2 to 7 cycles of $\mathrm{f}_{\text {sys }}$ are required after execution of a write instruction until change of the interrupt priority level. Therefore, when the interrupt priority level of a certain interrupt source is repeatedly changed in a very short time, which consists of a few instructions, it is necessary to reserve the time required for the change by software. Figure 6.10 .6 shows a program example to reserve the time required for the change. Note that the time required for the change depends on the contents of the interrupt priority detection time select bits (bits 4 and 5 at address $5 \mathrm{E}_{16}$ ). Table 6.10.2 lists the correspondence between the number of instructions inserted in Figure 6.10.6 and the interrupt priority detection time select bits.
```
MOVMB 00XXH, #OXH ; Write instruction for the interrupt priority level select bits
NOP ; Inserted NOP instruction (Note)
NOP ;
NOP ;
MOVMB 00XXH, #OXH ; Write instruction for the interrupt priority level select bits
:
```

Note: Except a write instruction for address $\mathrm{XX}_{16}$, any instruction which has the same cycles as the NOP instruction can also be inserted, instead of the NOP instruction. For the number of inserted NOP instructions, see Table 6.10.2.

XX: any of 6E to 7F, F1, F2, F5 to F9, and FD to FF
Fig. 6.10.6 Program example to reserve time required for change of interrupt priority level
Table 6.10.2 Correspondence between number of instructions to be inserted in Figure 6.10.6 and interrupt priority detection time select bits

| Interrupt priority detection time select bits (Note) |  | Interrupt priority level detection time | Number of inserted NOP instructions |
| :---: | :---: | :---: | :---: |
| b5 | b4 |  |  |
| 0 | 0 | 7 cycles of $\mathrm{f}_{\text {sys }}$ | 7 or more |
| 0 | 1 | 4 cycles of $\mathrm{f}_{\text {sys }}$ | 4 or more |
| 1 | 0 | 2 cycles of $\mathrm{f}_{\text {sys }}$ | 2 or more |
| 1 | 1 | Do not select. |  |

Note: We recommend [b5 = "1", b4 = "0"].
2. When using pin P4OUTcut//INTo as an input pin of an external interrupt (pin $\overline{\mathrm{NT}_{0}}$ ), be sure to use port pins P 40 to P 47 in the input mode. (Refer to section "5.2.3 Pin P4OUTcut/INTo.")
3. When using pin $\overline{\mathrm{P6OUT} \text { cut }} / \overline{\mathrm{NT}_{4}}$ as an input pin of an external interrupt (pin $\overline{\mathrm{NT}_{4}}$ ), be sure to use port pins P6o to P67 in the input mode. (Refer to section "5.2.4 Pin P6OUTcut/INT4.")

## CHAPTER 7 <br> TIMER A

7.1 Overview<br>7.2 Block description<br>7.3 Timer mode<br>[Precautions for timer mode]<br>7.4 Event counter mode<br>[Precautions for event counter mode]<br>7.5 One-shot pulse mode<br>[Precautions for one-shot pulse mode]<br>7.6 Pulse width modulation (PWM) mode [Precautions for pulse width modulation (PWM) mode]

## TIMER A

### 7.1 Overview

### 7.1 Overview

Timer A consists of ten counters, Timers A0 to A9, each equipped with a 16 -bit reload function. Timers A0 to A9 operate independently of one other.
Timer Ai ( $\mathrm{i}=0$ to 9 ) has four operating modes listed below. Except for the event counter mode, timer Ai has the same functions.
Table 7.1.1 lists the functions of timer Ai.
(1) Timer mode

In this mode, the timer counts an internally generated count source. Following functions can be used in this mode:

- Gate function
- Pulse output function
(2) Event counter mode

In this mode, the timer counts an external signal. Following functions can be used in this mode:

- Pulse output function
- Two-phase pulse signal processing function (Timers A2 to A4, A7 to A9)
(3) One-shot pulse mode

In this mode, the timer outputs a pulse which has an arbitrary width once.
(4) Pulse width modulation (PWM) mode

In this mode, the timer outputs pulses which have an arbitrary width in succession. In this mode, the timer serves as one of the following pulse width modulators:

- 16-bit pulse width modulator
- 8 -bit pulse width modulator

Table 7.1.1 Functions of timer Ai

| Functions of timers |  | Timer Ai ( $\mathrm{i}=0$ to 9) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | TA0 | TA1 | TA2 | TA3 TA4 | TA5 | TA6 | TA7 | TA8 | TA9 |
| Timer mode | Timer | $\checkmark$ |  |  | $\checkmark$ | $\checkmark$ |  |  | $\checkmark$ |  |
|  | Gate function | $\checkmark$ |  |  | $\checkmark$ | $\checkmark$ |  |  | $\checkmark$ |  |
|  | Pulse output function | $\checkmark$ |  |  | $\checkmark$ | $\checkmark$ |  |  | $\checkmark$ |  |
| Event counter mode | Pulse output function | $\checkmark$ |  |  | $\checkmark$ | $\checkmark$ |  |  | $\checkmark$ |  |
|  | Two-phase pulse signal processing function | - | - |  | $\checkmark$ (Note) | - | - |  | $\checkmark$ ( | Note) |
| One-shot pulse mode |  | $\checkmark$ |  |  | $\checkmark$ | $\checkmark$ |  |  | $\checkmark$ |  |
| Pulse width modulati | ( PWM ) mode | $\checkmark$ |  |  | $\checkmark$ | $\checkmark$ |  |  | $\checkmark$ |  |

Note: Normal processing for TA2, TA3, TA7, TA8; and quadruple processing for TA4, TA9

### 7.2 Block description

Figure 7.2.1 shows the block diagram of timer $\mathrm{Ai}(\mathrm{i}=0$ to 9$)$. Explanation of registers relevant to timer A is described below.


Fig. 7.2.1 Block diagram of timer $\mathrm{Ai}(\mathrm{i}=0$ to 9$)$

### 7.2 Block description

### 7.2.1 Counter and Reload register (timer Ai register)

Each of timer Ai counter and reload register consists of 16 bits.
Countdown in the counter is performed each time the count source is input. In the event counter mode, it can also function as an up-counter.
The reload register is used to store the initial value of the counter. When a counter underflow or overflow occurs, the reload register's contents are reloaded into the counter.
A value is set to the counter and reload register by writing the value to the timer Ai register. Table 7.2.1 lists the memory assignment of the timer Ai register.
The value written into the timer Ai register while counting is not in progress is set to the counter and reload register. The value written into the timer Ai register while counting is in progress is set only to the reload register. In this case, the reload register's updated contents are transferred to the counter at the next reload time. The value obtained when reading out the timer Ai register varies according to the operating mode. Table 7.2.2 lists reading from and writing to the timer Ai register.

Table 7.2.1 Memory assignment of timer Ai register

| Timer Ai register | High-order byte | Low-order byte |
| :---: | :---: | :---: |
| Timer A0 register | Address 4716 | Address 4616 |
| Timer A1 register | Address 4916 | Address 4816 |
| Timer A2 register | Address 4B16 | Address 4416 |
| Timer A3 register | Address 4D16 | Address 4C16 |
| Timer A4 register | Address 4F ${ }_{16}$ | Address 4E16 |
| Timer A5 register | Address $\mathrm{C}_{16}$ | Address $\mathrm{C6}_{16}$ |
| Timer A6 register | Address $\mathrm{C}_{16}{ }_{16}$ | Address C816 |
| Timer A7 register | Address CB16 | Address $\mathrm{CA}_{16}$ |
| Timer A8 register | Address $\mathrm{CD}_{16}$ | Address $\mathrm{CC}_{16}$ |
| Timer A9 register | Address $\mathrm{CF}_{16}$ | Address $\mathrm{CE}_{16}$ |

Note: At reset, the contents of the timer Ai register are undefined.

Table 7.2.2 Reading from and writing to timer Ai register

| Operating mode | Read | Write |
| :--- | :--- | :--- |
| Timer mode | Counter value is read out. <br> (Note 1) | <While counting> <br> Written only to reload register. |
| Event counter mode | Undefined value is read out. | <While not counting $>$ <br> Written to both of the counter <br> and reload register. |
| One-shot pulse mode |  |  |

Notes 1: Also refer to sections "[Precautions for timer mode]" and "[Precautions for event counter mode]."
2: When reading from and writing to the timer Ai register, perform it in a unit of 16 bits.
7.2.2 Timer A clock division select register

In the timer mode, one-shot pulse mode, and pulse width modulation (PWM) mode, the count source select bits (bits 6 and 7 at addresses $56_{16}$ to $5 \mathrm{~A}_{16}$, $\mathrm{D}_{16}$ to $\mathrm{DA}_{16}$ ), and timer A clock division select bits (bits 0 and 1 at address $45_{16}$ ) select the count source. Figure 7.2 .2 shows the structure of the timer A clock division select register. Table 7.2.3 lists the count source (in the timer mode, one-shot pulse mode, and pulse width modulation (PWM) mode).

Timer A clock division select register (Address 4516)


| Bit | Bit name | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Timer A clock division select bits | See Table 7.2.3. | 0 | RW |
| 1 |  |  | 0 | RW |
| 7 to 2 | The value is " 0 " at reading. |  | 0 | - |

Fig. 7.2.2 Structure of timer A clock division select register

Table 7.2.3 Count source (in timer mode, one-shot pulse mode, and pulse width modulation (PWM) mode)

| Count source select bits (bits 6 and 7 at addresses $56_{16}$ to $5 \mathrm{~A}_{16}, \mathrm{D}_{16}$ to $\mathrm{DA}_{16}$ | Timer A clock division select bits (bits 0 and 1 at address $45_{16}$ ) |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 00 | 01 | 10 | 11 |
| 00 | $\mathrm{f}_{2}$ | $\mathrm{f}_{1}$ | $\mathrm{f}_{1}$ | Do not select. |
| 01 | $\mathrm{f}_{16}$ | $\mathrm{f}_{16}$ | $\mathrm{f}_{64}$ |  |
| 10 | $\mathrm{f}_{64}$ | $\mathrm{f}_{64}$ | $\mathrm{f}_{512}$ |  |
| 11 | $\mathrm{f}_{512}$ | $\mathrm{f}_{4096}$ | $\mathrm{f}_{4096}$ |  |

### 7.2 Block description

### 7.2.3 Count start register

This register is used to start and stop counting. One bit of this registar corresponds to one timer. (This is the one-to-one relationship.) Figure 7.2 .3 shows the structures of the count start registers 0 and 1 .

Count start register 0 (Address 4016)


| Bit | Bit name | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Timer A0 count start bit | 0 : Stop counting <br> 1 : Start counting | 0 | RW |
| 1 | Timer A1 count start bit |  | 0 | RW |
| 2 | Timer A2 count start bit |  | 0 | RW |
| 3 | Timer A3 count start bit |  | 0 | RW |
| 4 | Timer A4 count start bit |  | 0 | RW |
| 5 | Timer B0 count start bit |  | 0 | RW |
| 6 | Timer B1 count start bit |  | 0 | RW |
| 7 | Timer B2 count start bit |  | 0 | RW |

Count start register 1 (Address 4116)
b7 b6 b5 b4 b3 b2 b1 b0

| Bit | Bit name | Function | At reset | R/W |  |
| :---: | :--- | :--- | :--- | :---: | :---: |
| 0 | Timer A5 count start bit | $0:$ : Stop counting |  | 0 | RW |
| 1 | Timer A6 count start bit | : Start counting |  | 0 | RW |
| 2 | Timer A7 count start bit |  | 0 | RW |  |
| 3 | Timer A8 count start bit |  | 0 | RW |  |
| 4 | Timer A9 count start bit |  | 0 | RW |  |
| 7 to 5 | Nothing is assigned. |  | Undefined | - |  |

Fig. 7.2.3 Structures of count start registers 0 and 1

### 7.2.4 Timer Ai mode register

Figure 7.2.4 shows the structure of the timer Ai mode register. The operating mode select bits are used to select the operating mode of timer Ai. Bits 2 to 7 have different functions according to the operating mode. These bits are described in the paragraph of each operating mode.

$$
\begin{aligned}
\text { Timer Ai mode register ( } \mathrm{i} & \left.=0 \text { to } 4 \text { ) (Addresses } 56{ }_{16} \text { to } 5 \mathrm{~A}_{16}\right) \\
(\mathrm{i} & \left.=5 \text { to } 9) \text { (Addresses } \mathrm{D} 6_{16} \text { to } \mathrm{DA}_{16}\right)
\end{aligned}
$$



| Bit | Bit name | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Operating mode select bits <br> (Note) | b1 b0 <br> 00 : Timer mode <br> 01 : Event counter mode <br> 10 : One-shot pulse mode <br> 11 : Pulse width modulation (PWM) mode | 0 | RW |
| 1 |  |  | 0 | RW |
| 2 | These bits have different functions according to the operating mode. |  | 0 | RW |
| 3 |  |  | 0 | RW |
| 4 |  |  | 0 | RW |
| 5 |  |  | 0 | RW |
| 6 |  |  | 0 | RW |
| 7 |  |  | 0 | RW |

Fig. 7.2.4 Structure of timer Ai mode register

### 7.2 Block description

### 7.2.5 Timer Ai interrupt control register

Figure 7.2.5 shows the structure of the timer Ai interrupt control register. For details about interrupts, refer to "CHAPTER 6. INTERRUPTS."


Note: When writing to this bit, use the MOVM (MOVMB) instruction or STA (STAB, STAD) instruction.
Fig. 7.2.5 Structure of timer Ai interrupt control register
(1) Interrupt priority level select bits (bits 2 to 0 )

These bits are used to select a timer Ai interrupt's priority level. When using timer Ai interrupts, select the priority level from levels 1 through 7 . When a timer Ai interrupt request occurs, its priority level is compared with the processor interrupt priority level (IPL), so that the requested interrupt is enabled only when its priority level is higher than the IPL. (However, this applies when the interrupt disable flag (I) = "0.") To disable timer Ai interrupts, set these bits to "0002" (level 0).
(2) Interrupt request bit (bit 3)

This bit is set to " 1 " when a timer Ai interrupt request occurs. This bit is automatically cleared to " 0 " when the timer Ai interrupt request is accepted. This bit can be set to " 1 " or cleared to " 0 " by software.

### 7.2.6 Port P2, port P4 and port P6 direction registers

The I/O pins of timers A0 to A3 are multiplexed with port P6 pins, and the I/O pins of timers A4 and A9 are multiplexed with port P2 pins, and the I/O pins of timers A5 to A8 are multiplexed with port P4 pins. When using these pins as timer $\mathrm{Ai}(\mathrm{i}=0$ to 9 )'s input pins, clear the corresponding bits of the port P6, port P2, and port P4 direction registers to " 0 " in order to set these port pins for the input mode. When used as timer Ai's output pins, these pins are forcibly set to the output pins of timer Ai regardless of the direction registers' contents. Figure 7.2 .6 shows the relationship between the port P 6 direction register and the timer Ai's I/O pins, Figure 7.2 .7 shows the relationship between port P2 and port P4 direction registers and timer Ai's I/O pins.
Note that each bit of the port P4 direction register becomes " 0 " by an input of a falling edge to pin
 A8 to the port output pins, the following procedure is required.
(1) Return the input level at pin P4OUTcut to "H."
(2) Write data to the port P4 register's bit corresponding to the port P4 pin, where data is to be output.
(3) Set "1" to the port P4 direction register's bit corresponding to the above P4 register's bit; therefore, this bit enters the output mode.
When the input level at pin $\overline{\text { P4OUTcut }}=$ "L," no bit of the port P4 direction register can be set to "1."
Similarly, each bit of the port P6 direction register becomes " 0 " by an input of a falling edge to pin

A3 to the port output pins, the following procedure is required.
(1) Return the input level at pin P6OUTcut to "H."
(2) Write data to the port P6 register's bit corresponding to the port P6 pin, where data is to be output.
(3) Set "1" to the port P6 direction register's bit corresponding to the above P6 register's bit; therefore, this bit enters the output mode.
When the input level at pin $\overline{\text { P6OUTcut }}=$ "L," no bit of the port P6 direction register can be set to "1."

Port P6 direction register (Address 1016)


| Bit | Corresponding pin | Functions | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Pin TA0out (Pin W/RTP00) | 0 : Input mode | 0 | RW |
| 1 | Pin TA0ın (Pin V/RTPO1) | 1 : Output mode | 0 | RW |
| 2 | Pin TA1out (Pin U/RTP02) |  | 0 | RW |
| 3 | Pin TA1ın (Pin W/RTPO3) | When using this pin as timer Ai's input pin, be sure to clear the corresponding bit to " 0 ." | 0 | RW |
| 4 | Pin TA2out (Pin V/RTP1o) |  | 0 | RW |
| 5 | Pin TA2ın (Pin U/RTP11) |  | 0 | RW |
| 6 | Pin TA3out (Pin RTP12) |  | 0 | RW |
| 7 | Pin TA3ın (Pin RTP13) |  | 0 | RW |

Notes 1: Each of bits 0 to 7 becomes "0" by an input of the falling edge to pin P6OUTcut/INT4. (Refer to section "5.2.4 Pin P6OUTcut/ INT4.")
2: The pins in ( ) are I/O pins of other internal peripheral devices, which are multiplexed.

Fig. 7.2.6 Relationship between port P6 direction register and timer Ai's I/O pins

### 7.2 Block description

Port P2 direction register (Address ${ }^{16}$ )


| Bit | Corresponding pin |  | Functions | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Pin TA4out |  | 0 : Input mode <br> 1 : Output mode <br> When using this pin as timer Ai's input pin, be sure to clear the corresponding bit to " 0 ." | 0 | RW |
| 1 | Pin TA4in |  |  | 0 | RW |
| 2 | Pin TA9out |  |  | 0 | RW |
| 3 | Pin TA9ın |  |  | 0 | RW |
| 4 | Pin TB0ın | (Note 1) |  | 0 | RW |
| 5 | Pin TB1ın | (Note 2) |  | 0 | RW |
| 6 | Pin TB2ı | (Note 3) |  | 0 | RW |
| 7 | Pin P27 |  |  | 0 | RW |

Notes 1: This applies when the TB0in pin select bit (bit 0 at address $\left.\mathrm{AE}_{16}\right)=1$.
2: This applies when the TB1ın pin select bit (bit 1 at address $\mathrm{AE}_{16}$ ) $=1$.
3: This applies when the TB2ın pin select bit (bit 2 at address $\mathrm{AE}_{16}$ ) $=1$.


Notes 1: Each of bits 0 to 7 becomes " 0 " by an input of the falling edge to pin $\overline{\mathrm{P} 4 O U T \mathrm{cut}} / \overline{\mathrm{NT}} \mathrm{o}_{0}$. (Refer to section " 5.2 .3 Pin $\overline{\text { P4OUTcut/ }}$ INTo.")
2: The pins in ( ) are I/O pins of other internal peripheral devices, which are multiplexed.

Fig. 7.2.7 Relationship between port P4 and port P2 direction registers and timer Ai's I/O pins

### 7.3 Timer mode

In this mode, the timer counts an internally generated count source. Table 7.3.1 lists the specifications of the timer mode. Figure 7.3 .1 shows the structures of the timer Ai register and timer Ai mode register in the timer mode.

Table 7.3.1 Specifications of timer mode

| Item | Specifications |
| :---: | :---: |
| Count source $\mathrm{fi}^{\text {i }}$ | $\mathrm{f}_{1}, \mathrm{f}_{2}, \mathrm{f}_{16}, \mathrm{f}_{64}, \mathrm{f}_{512}$, or $\mathrm{f}_{4096}$ |
| Count operation | - Countdown <br> - When a counter underflow occurs, reload register's contents are reloaded, and counting continues. |
| Division ratio | $\frac{1}{(n+1)} \quad n$ : Timer Ai register setting value |
| Count start condition | When count start bit is set to "1." |
| Count stop condition | When count start bit is cleared to "0." |
| Interrupt request occurrence timing | When a counter underflow occurs. |
| TAis pin function | Programmable I/O port pin or gate input pin |
| TAiout pin function | Programmable I/O port pin or pulse output pin |
| Read from timer Ai register | Counter value can be read out. |
| Write to timer Ai register | - While counting is stopped When a value is written to the timer Ai register, it is written to both reload register and counter. <br> - While counting is in progress When a value is written to the timer Ai register, it is written to only reload register. (Transferred to the counter at the next reload timing.) |

Timer A0 register (Addresses 47 ${ }_{16,}$ 4616)
Timer A1 register (Addresses 4916, 4816)
Timer A2 register (Addresses 4B16, 4A $\mathrm{A}_{16}$ )
Timer A3 register (Addresses 4D ${ }_{16}, 4 \mathrm{C}_{16}$ )
Timer A4 register (Addresses $4 \mathrm{~F}_{16}, 4 \mathrm{E}_{16}$ )

Timer A5 register (Addresses C716, C616)
Timer A6 register (Addresses C9 ${ }_{16}, \mathrm{C} 8_{16}$ )
Timer A7 register (Addresses $\mathrm{CB}_{16}, \mathrm{CA}_{16}$ )
Timer A8 register (Addresses $\mathrm{CD}_{16}, \mathrm{CC}_{16}$ )
Timer A9 register (Addresses $\mathrm{CF}_{16}, \mathrm{CE}_{16}$ )


Timer Ai mode register ( $\mathrm{i}=0$ to 4) (Addresses $56{ }_{16}$ to $5 \mathrm{~A}_{16}$ )
Timer Ai mode register ( $\mathrm{i}=5$ to 9) (Addresses D616 to DA16)


| Bit | Bit name | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Operating mode select bits | b1 b00 0 : Timer mode | 0 | RW |
| 1 |  |  | 0 | RW |
| 2 | Pulse output function select bit | 0 : No pulse output <br> (TAiout pin functions as a programmable I/O port pin.) <br> 1 : Pulse output <br> (TAiout pin functions as a pulse output pin.) | 0 | RW |
| 3 | Gate function select bits | No gate function <br> 0 1: $\int$ (TAiin pin functions as a programmable I/O port pin.) <br> 10: Gate function (Counter is active only while TAin pin's input signal is at "L" level.) <br> 11: Gate function (Counter is active only while TAis pin's input signal is at " H " level.) | 0 | RW |
| 4 |  |  | 0 | RW |
| 5 | Fix this bit to " 0 " in timer mode. |  | 0 | RW |
| 6 | Count source select bits | See Table 7.2.3. | 0 | RW |
| 7 |  |  | 0 | RW |

Fig. 7.3.1 Structures of timer Ai register and timer Ai mode register in timer mode

### 7.3.1 Setting for timer mode

Figure 7.3.2 shows an initial setting example for registers related to the timer mode.
Note that when using interrupts, set up to enable the interrupts. For details, refer to section "CHAPTER 6. INTERRUPTS."


Fig. 7.3.2 Initial setting example for registers relevant to timer mode

## TIMER A

### 7.3 Timer mode

### 7.3.2 Operation in timer mode

(1) When the count start bit is set to "1," the counter starts counting of the count source.
(2) When a counter underflow occurs, the reload register's contents are reloaded, and counting continues.
(3) The timer Ai interrupt request bit is set to "1" at the underflow in (2). The interrupt request bit remains set to " 1 " until the interrupt request is accepted or until the interrupt request bit is cleared to " 0 " by software.

Figure 7.3 .3 shows an example of operation in the timer mode.


Fig. 7.3.3 Example of operation in timer mode (without pulse output and gate functions)

### 7.3.3 Select function

The following describes the gate and pulse output functions.

## (1) Gate function

The gate function is selected by setting the gate function select bits (bits 4 and 3 at addresses $56_{16}$ to $5 \mathrm{~A}_{16}, \mathrm{D} 6_{16}$ to $D A_{16}$ ) to " 102 " or " $11_{2}$." The gate function makes it possible to start or stop counting depending on the TAin pin's input signal. Table 7.3.2 lists the count valid levels.
Figure 7.3 .4 shows an example of operation with the gate function selected.
When selecting the gate function, set the port P6, P2, and P4 direction registers' bits which correspond to the TAis pins for the input mode. Additionally, make sure that the TAis pin's input signal has a pulse width equal to or more than two cycles of the count source.

Table 7.3.2 Count valid levels

| Gate function select bits |  | Count valid level (Duration while counter counts) |
| :---: | :---: | :---: |
| b4 | b3 |  |
| 1 | 0 | While TAis pin's input signal level is at "L" level |
| 1 | 1 | While TAis pin's input signal level is at "H" level |

Note: The counter does not count while the TAin pin's input signal is not at the count valid level.


Fig. 7.3.4 Example of operation with gate function selected

## TIMER A

### 7.3 Timer mode

(2) Pulse output function

The pulse output function is selected by setting the pulse output function select bit (bit 2 at addresses $56{ }_{16}$ to $5 \mathrm{~A}_{16}$, $\mathrm{D}_{16}$ to $\mathrm{DA}_{16}$ ) to " 1 ." When this function is selected, the TAiout pin is forcibly set for the pulse output pin regardless of the corresponding bits of the port P6, P2, and P4 direction registers. The TAiout pin outputs a pulse of which polarity is inverted each time a counter underflow occurs. When the count start bit (addresses 4016, 4116) is "0" (count stopped), the TAiout pin outputs "L" level. Figure 7.3 .5 shows an example of operation with the pulse output function selected


Fig. 7.3.5 Example of operation with pulse output function selected

## [Precautions for timer mode]

1. By reading the timer Ai register, the counter value can be read out at arbitrary timing. However, if the timer Ai register is read at the reload timing shown in Figure 7.3.6, the value "FFFF ${ }_{16}$ " is read out. If reading is performed in the period from when a value is set into the timer Ai register with the counter stopped until the counter starts counting, the set value is correctly read out.


Fig. 7.3.6 Reading timer Ai register

### 7.4 Event counter mode

### 7.4 Event counter mode

In this mode, the timer counts an external signal.
Tables 7.4.1 and 7.4.2 list the specifications of the event counter mode. Figure 7.4.1 shows the structures of the timer Ai register and timer Ai mode register in the event counter mode.

Table 7.4.1 Specifications of event counter mode (when not using two-phase pulse signal processing function)

| Item | Specifications |
| :---: | :---: |
| Count source | - External signal input to the TAiin pin <br> - The count source's valid edge can be selected from the falling edge and the rising edge by software. |
| Count operation | - Countup or countdown can be switched by external signal or software. <br> - When a counter overflow or underflow occurs, reload register's contents are reloaded, and counting continues. |
| Division ratio | - For countdown $\frac{1}{(n+1)} \quad n$ : Timer Ai register's set value <br>  $\frac{1}{\left(\text { FFFF }_{16}-n+1\right)}$ |
| Count start condition | When the count start bit is set to "1." |
| Count stop condition | When the count start bit is cleared to " 0. " |
| Interrupt request occurrence timing | When a counter overflow or underflow occurs. |
| TAis pin's function | Count source input |
| TAiout pin's function | Programmable I/O port pin, pulse output pin, or countup/countdown switch signal input pin |
| Read from timer Ai register | Counter value can be read out. |
| Write to timer Ai register | - While counting is stopped When a value is written to timer Ai register, it is written to both of the reload register and counter. <br> - While counting is in progress When a value is written to timer Ai register, it is written only to the reload register. (Transferred to the counter at the next reload timing.) |

Table 7.4.2 Specifications of event counter mode (when using two-phase pulse signal processing function in timers A2 to A4, A7 to A9)

| Item | Specifications |
| :---: | :---: |
| Count source | External signal (two-phase pulse) input to the following pins: <br> TAjin, TAjout ( $\mathrm{j}=2$ to 4,7 to 9 ) |
| Count operation | - Countup or countdown can be switched by external signal (twophase pulse). <br> - When a counter overflow or underflow occurs, reload register's contents are reloaded, and counting continues. |
| Division ratio | $\begin{array}{\|l} \text { - For countdown } \frac{1}{(n+1)} \mathrm{n} \text { : Timer Aj register's set value } \\ \frac{1}{\left(\text { FFFF }_{16}-n+1\right)} \end{array}$ |
| Count start condition | When the count start bit is set to "1." |
| Count stop condition | When the count start bit is cleared to "0." |
| Interrupt request occurrence timing | When a counter overflow or underflow occurs. |
| Function of the following pins: <br> TAjin, TAjout ( $\mathrm{j}=2$ to 4,7 to 9 ) | Two-phase pulse input |
| Read from timer Aj register | Counter value can be read out by reading timer Aj register. |
| Write to timer Aj register | - While counting is stopped <br> When a value is written to timer Aj register, it is written to both of the reload register and counter. <br> - While counting is in progress When a value is written to timer Aj register, it is written only to the reload register. (Transferred to the counter at the next reload timing.) |

### 7.4 Event counter mode

Timer A0 register (Addresses 4716, 4616)
Timer A1 register (Addresses 4916, 4816)
Timer A2 register (Addresses 4B16, 4A ${ }_{16}$ )
Timer A3 register (Addresses 4D ${ }_{16}, 4 \mathrm{C}_{16}$ )
Timer A4 register (Addresses 4F16, 4E16)

Timer A5 register (Addresses C7 ${ }_{16}$, $\mathrm{C}_{16}$ )
Timer A6 register (Addresses C916, C816)
Timer A7 register (Addresses $\mathrm{CB}_{16}, \mathrm{CA}_{16}$ )
Timer A8 register (Addresses $\mathrm{CD}_{16}, \mathrm{CC}_{16}$ )
Timer A9 register (Addresses CF16, $\mathrm{CE}_{16}$ )


| Bit | Function | At reset | R/W |
| :---: | :--- | :--- | :---: |
| 15 to 0 | Any value in the range from " $000016 "$ to "FFFFF"" can be set. <br> Assuming that the set value $=\mathrm{n}$, the counter divides the count source frequency by $(\mathrm{n}+1)$ <br> during countdown, or by (FFFF $16-\mathrm{n}+1)$ during countup. <br> When reading, the register indicates the counter value. | Undefined | RW |

Note: Reading from or writing to this register must be performed in a unit of 16 bits.

Timer Ai mode register ( $\mathrm{i}=0$ to 4) (Addresses $56{ }_{16}$ to $5 \mathrm{~A}_{16}$ ) Timer Ai mode register ( $\mathrm{i}=5$ to 9 ) (Addresses D616 to DA16)


| Bit | Bit name | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Operating mode select bits | 01 : Event counter mode | 0 | RW |
| 1 |  |  | 0 | RW |
| 2 | Pulse output function select bit | 0 : No pulse output (TAiout pin functions as a programmable I/O port pin.) <br> 1 : Pulse output (TAiout pin functions as a pulse output pin.) | 0 | RW |
| 3 | Count polarity select bit | 0 : Counts at falling edge of external signal <br> 1 : Counts at rising edge of external signal | 0 | RW |
| 4 | Up-down switching factor select bit | 0 : Contents of up-down register <br> 1 : Input signal to TAiout pin | 0 | RW |
| 5 | Fix this bit to " 0 " in event counter mode. |  | 0 | RW |
| 6 | These bits are invalid in event counter mode. |  | 0 | RW |
| 7 |  |  | 0 | RW |

X : It may be either "0" or " 1. "

Fig. 7.4.1 Structures of timer Ai register and timer Ai mode register in event counter mode

### 7.4.1 Setting for event counter mode

Figures 7.4.2 and 7.4.3 show an initial setting example for registers related to the event counter mode. Note that when using interrupts, set up to enable the interrupts. For details, refer to "CHAPTER 6. INTERRUPTS."


Fig. 7.4.2 Initial setting example for registers related to event counter mode (1)


Fig. 7.4.3 Initial setting example for registers relevant to event counter mode (2)
7.4.2 Operation in event counter mode
(1) When the count start bit is set to "1," the counter starts counting of the count source's valid edge.
(2) When a counter underflow or overflow occurs, the reload register's contents are reloaded, and counting continues.
(3) The timer Ai interrupt request bit is set to " 1 " at the underflow or overflow in (2). The interrupt request bit remains set to " 1 " until the interrupt request is accepted or until the interrupt request bit is cleared to " 0 " by software.

Figure 7.4.4 shows an example of operation in the event counter mode.


Fig. 7.4.4 Example of operation in event counter mode (without pulse output and two-phase pulse signal processing functions)

## TIMER A

### 7.4 Event counter mode

### 7.4.3 Switching between countup and countdown

Figure 7.4 .5 shows structures of the up-down registers 0 and 1.
The up-down register or the input signal from the TAiout pin is used to switch countup from and to countdown. This switching is performed by the up-down bit when the up-down switching factor select bit (bit 4 at addresses 5616 to $5 A_{16}, D 6_{16}$ to $D A_{16}$ ) is " 0 ," and by the input signal from the TAiout pin when the up-down switching factor select bit is "1."
When the switching between countup and countdown is set while counting is in progress, this switching is actually performed when the count source's next valid edge is input.

## (1) Switching by up-down bit

Countdown is performed when the up-down bit is " 0 ," and countup is performed when the up-down bit is "1." Figure 7.4 .5 shows the structures of the up-down registers 0 and 1 .

## (2) Switching by TAiout pin's input signal

Countdown is performed when the TAiout pin's input signal is at "L" level, and countup is performed when the TAiout pin's input signal is at " H " level.
When using the TAiout pin's input signal to switch countup from and to countdown, set the port P6, port P2, and port P4 direction registers' bits which correspond to the TAiout pin for the input mode.

Up-down register 0 (Address 4416)


| Bit | Bit name | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Timer A0 up-down bit | 0 : Countdown <br> 1 : Countup <br> This function is valid when the contents of the updown register is selected as the up-down switching factor. | 0 | RW |
| 1 | Timer A1 up-down bit |  | 0 | RW |
| 2 | Timer A2 up-down bit |  | 0 | RW |
| 3 | Timer A3 up-down bit |  | 0 | RW |
| 4 | Timer A4 up-down bit |  | 0 | RW |
| 5 | Timer A2 two-phase pulse signal processing select bit | 0 : Two-phase pulse signal processing function disabled <br> 1 : Two-phase pulse signal processing function enabled <br> When not using the two-phase pulse signal processing function, clear the bit to " 0 ." <br> The value is " 0 " at reading. | 0 | WO <br> (Note) |
| 6 | Timer A3 two-phase pulse signal processing select bit |  | 0 | $\begin{aligned} & \text { WO } \\ & \text { (Note) } \end{aligned}$ |
| 7 | Timer A4 two-phase pulse signal processing select bit |  | 0 | WO (Note) |

Note: Use the MOVM (MOVMB) or STA(STAB, STAD) instruction for writing to bits 5 to 7 .

Up-down register 1 (Address C416)


| Bit | Bit name | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Timer A5 up-down bit | 0 : Countdown <br> 1: Countup <br> This function is valid when the contents of the updown register is selected as the up-down switching factor. | 0 | RW |
| 1 | Timer A6 up-down bit |  | 0 | RW |
| 2 | Timer A7 up-down bit |  | 0 | RW |
| 3 | Timer A8 up-down bit |  | 0 | RW |
| 4 | Timer A9 up-down bit |  | 0 | RW |
| 5 | Timer A7 two-phase pulse signal processing select bit | $0:$ Two-phase pulse signal processing function disabled <br> 1 :Two-phase pulse signal processing function enabled <br> When not using the two-phase pulse signal processing function, clear the bit to " 0 ." <br> The value is " 0 " at reading. | 0 | (Note) |
| 6 | Timer A8 two-phase pulse signal processing select bit |  | 0 | WO <br> (Note) |
| 7 | Timer A9 two-phase pulse signal processing select bit |  | 0 | WO (Note) |

Note: Use the MOVM (MOVMB) or STA(STAB, STAD) instruction for writing to bits 5 to 7.

Fig. 7.4.5 Structures of up-down registers 0 and 1

### 7.4 Event counter mode

### 7.4.4 Selectable functions

The following describes the selectable pulse output, and two-phase pulse signal processing functions.

## (1) Pulse output function

The pulse output function is selected by setting the pulse output function select bit (bit 2 at addresses $56_{16}$ to $5 A_{16}, D 6_{16}$ to $D A_{16}$ ) to "1." When this function is selected, the TAiout pin is forcibly set for the pulse output pin regardless of the corresponding bits of the port P6, port P2, and port P4 direction registers. The TAiout pin outputs a pulse of which polarity is inverted each time a counter underflow or overflow occurs. (Refer to Figure 7.3.5).
When the count start bit (addresses $40_{16,} 41_{16}$ ) is " 0 " (count stopped), the TAiout pin outputs " $L$ " level.
(2) Two-phase pulse signal processing function (Timers Aj )

For timer $\mathrm{Aj}_{\mathrm{j}}(\mathrm{j}=2$ to 4,7 to 9 ), the two-phase pulse signal processing function is selected by setting the timer Aj two-phase pulse signal processing select bits (bits 5 to 7 at addresses $44_{16}$ and ${ }^{\text {C416 }}$ ) to "1." (See Figure 7.4.5.) Figure 7.4 .6 shows the timer Aj mode register when the two-phase pulse signal processing function is selected.
For timers with two-phase pulse signal processing function selected, the timer counts two kinds of pulses of which phases differ by 90 degrees. There are two types of the two-phase pulse signal processing: normal processing and quadruple processing. In timer Am ( $\mathrm{m}=2,3,7,8$ ), normal processing is performed; in timer An ( $n=4,9$ ), quadruple processing is performed.
For the port P6, port P2, and P4 direction registers' bits corresponding to the pins used for two-phase pulse input, be sure to set these bits for the input mode.


Fig. 7.4.6 Timer $A j(j=2$ to 4,7 to 9 ) mode register when two-phase pulse signal processing function is selected
<Normal processing>
Countup is performed at the rising edges input to the TAmin pin when the TAmin ( $\mathrm{m}=$ $2,3,7,8$ ) and TAmout have the relationship that the TAmin pin's input signal goes from "L" to "H" while the TAmout pin's input signal is at " H " level.
Countdown is performed at the falling edges input to the TAmin pin when the TAmin and TAmout have the relationship that the TAmin pin's input signal goes from " $H$ " to " $L$ " while the TAmout pin's input signal is "H." (See Figure 7.4.7.)
<Quadruple processing>
Countup is performed at all rising and falling edges input to the TAnout ( $\mathrm{n}=4,9$ ) and TAnin pins when the TAnin and TAnout have the relationship that the TAnin pin's input signal level goes from "L" to "H" while the TAnout pin's input signal is at "H" level. Countdown is performed at all rising and falling edges input to the TAnout and TAnin pins when the TAnin and TAnout have the relationship that the TAnin pin's input signal level goes from "H" to "L" while the TAnout pin's input signal is at " H " level. (See Figure 7.4.8.)

Table 7.4.3 lists the input signals on the TAnout and TAnin pins when the quadruple processing is selected.


Fig. 7.4.7 Normal processing


Fig. 7.4.8 Quadruple processing

Table 7.4.3 TAnout and TAnın pin's input signals when quadruple processing is selected ( $\mathrm{n}=4,9$ )

|  | Input signal to TAnout pin | Input signal to TAnin pin |
| :--- | :---: | :---: |
| Countup | "H" level | Rising edge |
|  | "L" level | Falling edge |
|  | Rising edge | "L" level |
|  | Falling edge | "H" level |
| Countdown | "H" level | Falling edge |
|  | "L" level | Rising edge |
|  | Rising edge | "H" level |
|  | Falling edge | "L" level |

## [Precautions for event counter mode]

## [Precautions for event counter mode]

1. While counting is in progress, by reading the timer $\mathrm{Ai}(\mathrm{i}=0$ to 9$)$ register, the counter value can be read out at any timing. However, if the timer Ai register is read at the reload timing shown in Figure 7.4.9, the value "FFFF16" (at an underflow) or " 000016 " (at the overflow) is read out. If reading is performed in the period from when a value is set into the timer Ai register with the counter stopped until the counter starts counting, the set value is correctly read out.


Fig. 7.4.9 Reading timer Ai register
2. The TAiout pin is used for all functions listed below. Accordingly, only one of these functions can be selected for each timer.

- Switching between countup and countdown by TAiout pin's input signal
- Pulse output function
- Two-phase pulse signal processing function (Timers A2 to A4, A7 to A9)


### 7.5 One-shot pulse mode

In this mode, the timer outputs a pulse which has an arbitrary width once.
When a trigger occurs, the timer outputs " H " level from the TAiout pin for an arbitrary time. Table 7.5.1 lists the specifications of the one-shot pulse mode. Figure 7.5.1 shows the structures of the timer Ai register and timer Ai mode register in the one-shot pulse mode.

Table 7.5.1 Specifications of one-shot pulse mode

| Item | Specifications |
| :---: | :---: |
| Count source $\mathrm{fi}^{\text {i }}$ | $\mathrm{f}_{1}, \mathrm{f}_{2}, \mathrm{f}_{16}, \mathrm{f}_{64}, \mathrm{f}_{512}$, or $\mathrm{f}_{4096}$ |
| Count operation | - Countdown <br> - When the counter value becomes "000016," reload register's contents are reloaded, and counting stops. <br> If a trigger occurs during counting, reload register's contents are reloaded, and counting continues. |
| Output pulse width ("H") | $\frac{n}{f_{i}}$ [s] n: Timer Ai register's set value |
| Count start condition | - When a trigger occurs. (Note) <br> - Internal or external trigger can be selected by software. |
| Count stop condition | - When the counter value becomes " $0000_{16}$ " <br> - When the count start bit is cleared to "0" |
| Interrupt request occurrence timing | When counting stops. |
| TAis pin's function | Programmable I/O port pin or trigger input pin |
| TAiout pin's function | One-shot pulse output |
| Read from timer Ai register | An undefined value is read out. |
| Write to timer Ai register | - While counting is stopped When a value is written to timer Ai register, it is written to both of the reload register and counter. <br> - While counting is in progress When a value is written to timer Ai register, it is written only to the reload register. (Transferred to counter at the next reload timing.) |

Note:The trigger is generated with the count start bit = "1."

### 7.5 One-shot pulse mode

Timer A0 register (Addresses 47 ${ }_{16}, 46_{16}$ )
Timer A1 register (Addresses 4916, 4816)
Timer A2 register (Addresses 4B16, 4 $\mathrm{A}_{16}$ )
Timer A3 register (Addresses 4D16, 4C $\mathrm{C}_{16}$ )
Timer A4 register (Addresses 4F $\mathrm{F}_{16}$, $\mathrm{E}_{16}$ )

Timer A5 register (Addresses C7 ${ }_{16}$, $\mathrm{C}_{16}$ )
Timer A6 register (Addresses C916, C816)
Timer A7 register (Addresses $\mathrm{CB}_{16}, \mathrm{CA}_{16}$ )
Timer A8 register (Addresses $\mathrm{CD}_{16}, \mathrm{CC}_{16}$ )
Timer A9 register (Addresses $\mathrm{CF}_{16}, \mathrm{CE}_{16}$ )


| Bit | Function | At reset | R/W |
| :---: | :---: | :---: | :---: |
| 15 to 0 | Any value in the range from " $0000{ }_{16}$ " to "FFFF ${ }_{16}$ " can be set. Assuming that the set value $=n$, the " H " level width of the one-shot pulse which is output from the TAiout pin is expressed as follows : $\frac{n}{f_{i .}}$ | Undefined | WO |

f: Frequency of count source
Note: Use the MOVM or STA(STAD) instruction for writing to this register. Writing to this register must be performed in a unit of 16 bits.

Timer Ai mode register ( $i=0$ to 4) (Addresses $56_{16}$ to $5 A_{16}$ )
Timer Ai mode register ( $\mathrm{i}=5$ to 9 ) (Addresses D6 ${ }_{16}$ to DA ${ }_{16}$ )


| Bit | Bit name | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Operating mode select bits | $10^{\text {b1 bo }}$ : One-shot pulse mode | 0 | RW |
| 1 |  |  | 0 | RW |
| 2 | Fix this bit to "1" in one-shot pulse mode. |  | 0 | RW |
| 3 | Trigger select bits | Writing " 1 " to one-shot start bit <br> 01 : $\int$ (TAin pin functions as a programmable I/O port pin.) <br> 10 : Falling edge of TAin pin's input signal <br> 11 : Rising edge of TAiin pin's input signal | 0 | RW |
| 4 |  |  | 0 | RW |
| 5 | Fix this bit to "0" in one-shot pulse mode. |  | 0 | RW |
| 6 | Count source select bits | See Table 7.2.3. | 0 | RW |
| 7 |  |  | 0 | RW |

Fig. 7.5.1 Structures of timer Ai register and timer Ai mode register in one-shot pulse mode

### 7.5.1 Setting for one-shot pulse mode

Figures 7.5 .2 and 7.5 .3 show an initial setting example for registers related to the one-shot pulse mode. Note that when using interrupts, set up to enable the interrupts. For details, refer to "CHAPTER 6. INTERRUPTS."


Fig. 7.5.2 Initial setting example for registers related to one-shot pulse mode (1)


Trigger generated
Count starts.

Fig. 7.5.3 Initial setting example for registers related to one-shot pulse mode (2)

### 7.5.2 Trigger

The counter is enabled for counting when the count start bit (addresses $40_{16,} 41_{16}$ ) has been set to " 1 ." The counter starts counting when a trigger is generated after counting has been enabled. An internal or external trigger can be selected as that trigger.
An internal trigger is selected when the trigger select bits (bits 4 and 3 at addresses $56_{16}$ to $5 A_{16}$, D616 to $\mathrm{DA}_{16}$ ) are " $00_{2}$ " or " $01_{2}$ "; an external trigger is selected when the bits are " 102 " or " $11_{2}$."
If a trigger is generated during counting, the reload register's contents are reloaded and the counter continues counting. If a trigger generated during counting, make sure that a certain time which is equivalent to one cycle of the timer's count source or more has passed between the previously trigger occurrence and a new trigger occurrence.

## (1) When selecting internal trigger

A trigger is generated when writing " 1 " to the one-shot start bit (addresses $42_{16}, 43_{16}$ ). Figure 7.5.4 shows the structures of the one-shot start registers 0 and 1 .

## (2) When selecting external trigger

A trigger is generated at the falling edge of the TAin pin's input signal when bit 3 at addresses $56_{16}$ to $5 \mathrm{~A}_{16}$, D6 ${ }_{16}$ to $\mathrm{DA}_{16}$ is " 0 ," or at its rising edge when bit 3 is " 1. "
When using an external trigger, set the port P6, port P2, and port P4 direction registers' bits which correspond to the TAin pins for the input mode.

### 7.5 One-shot pulse mode

One-shot start register 0 (Address 4216)


| Bit | Bit name | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Timer A0 one-shot start bit | 1 : Start outputting one-shot pulse. <br> (Valid when an internal trigger is selected.) <br> The value is " 0 " at reading. | 0 | Wo |
| 1 | Timer A1 one-shot start bit |  | 0 | Wo |
| 2 | Timer A2 one-shot start bit |  | 0 | Wo |
| 3 | Timer A3 one-shot start bit |  | 0 | WO |
| 4 | Timer A4 one-shot start bit |  | 0 | WO |
| 6, 5 | Nothing is assigned. |  | Undefined | - |
| 7 | Fix this bit to " 0 ." |  | 0 | RW |

One-shot start register 1 (Address 4316)


| Bit | Bit name |  | Function | At reset |
| :---: | :--- | :---: | :---: | :---: | R/W 9

Fig. 7.5.4 Structures of one-shot start registers 0 and 1

### 7.5.3 Operation in one-shot pulse mode

(1) When the one-shot pulse mode is selected with the operating mode select bits, the TAiout pin outputs "L" level.
(2) When the count start bit is set to "1," the counter is enabled for counting. After that, counting starts when a trigger is generated.
(3) When the counter starts counting, the TAiout pin outputs " H " level. (When a value of " $0000{ }_{16}$ " is set to the timer Ai register, the counter stops operating, the output level at pin TAiout remains "L," and no timer Ai interrupt request does not occur.)
(4) When the counter value becomes " $0000_{16}$," the output from the TAiout pin becomes "L" level. Additionally, the reload register's contents are reloaded and the counter stops counting there.
(5) Simultaneously with (4), the timer Ai interrupt request bit is set to "1."

This interrupt request bit remains set to "1" until the interrupt request is accepted or until the interrupt request bit is cleared to " 0 " by software.

Figure 7.5 .5 shows an example of operation in the one-shot pulse mode.
When a trigger is generated after (4) above, the counter and TAiout pin perform the same operations beginning from (2) again. Furthermore, if a trigger is generated during counting, the counter performs countdown once after this new trigger is generated, and then, it continues counting with the reload register's contents reloaded. If generating a trigger during counting, make sure that a certain time which is equivalent to one cycle of the timer's count source or more has passed between the previously trigger occurrence and a new trigger occurrence.

The one-shot pulse output from the TAiout pin can be disabled by clearing the timer Ai mode register's bit 2 to " 0 ." Accordingly, timer Ai can also be used as an internal one-shot timer that does not perform the pulse output. In this case, the TAiout pin functions as a programmable I/O port pin.

### 7.5 One-shot pulse mode


(1) When the count start bit = " 0 " (counting stopped), the TAiout pin outputs "L" level.
(2) When a trigger is generated during counting, the counter counts the count source $(n+1)$ times after a new trigger is generated.

Note: The above applies when an external trigger (rising edge of TAiln pin's input signal) is selected.

Fig. 7.5.5 Example of operation in one-shot pulse mode (selecting external trigger)

## [Precautions for one-shot pulse mode]

1. If the count start bit is cleared to " 0 " during counting, the counter becomes as follows:
-The counter stops counting, and the reload register's contents are reloaded into the counter.
-The TAiout pin's output level becomes "L."
-The timer Ai interrupt request bit is set to " 1 ."
2. A one-shot pulse is output synchronously with an internally generated count source. Accordingly, when selecting an external trigger, there will be a delay equivalent to one cycle of the count source at maximum, in a period from when a trigger is input to the TAis pin until a one-shot pulse is output.

Fig. 7.5.6 Output delay in one-shot pulse output


Note: The above applies when an external trigger (falling edge of TAiln pin's input signal) is selected.
3. When the timer's operating mode has been set by one of the following procedures, the timer Ai interrupt request bit will be set to "1."
-When the one-shot pulse mode is selected after reset
-When the operating mode is switched from the timer mode to the one-shot pulse mode
-When the operating mode is switched from the event counter mode to the one-shot pulse mode
Accordingly, when using a timer Ai interrupt (interrupt request bit), be sure to clear the timer Ai interrupt request bit to " 0 " after the above setting.

### 7.6 Pulse width modulation (PWM) mode

In this mode, the timer continuously outputs pulses which have an arbitrary width. Table 7.6 .1 lists the specifications of the PWM mode. Figure 7.6.1 shows the structure of the timer Ai register, and Figure 7.6.2 shows the structure of timer Ai mode register in the PWM mode.

Table 7.6.1 Specifications of PWM mode

| Item | Specifications |
| :---: | :---: |
| Count source $\mathrm{fi}^{\text {i }}$ | $\mathrm{f}_{1}, \mathrm{f}_{2}, \mathrm{f}_{16}, \mathrm{f}_{64}, \mathrm{f}_{512}$, or $\mathrm{f}_{4096}$ |
| Count operation | - Countdown (operating as an 8 -bit or 16 -bit pulse width modulator) <br> - Reload register's contents are reloaded at rising edge of PWM pulse, and counting continues. <br> - A trigger generated during counting does not affect the counting. |
| PWM period/"H" level width | <16-bit pulse width modulator> $\begin{aligned} & \text { Period }=\frac{\left(2^{16}-1\right)}{f_{i}}[s] \\ & \text { "H" level width }=\frac{n}{f_{i}}[s] \end{aligned}$ <br> n : Timer Ai register's set value <br> <8-bit pulse width modulator> $\begin{aligned} & \text { Period }=\frac{(m+1)\left(2^{8}-1\right)}{f_{i}}[s] \\ & \text { "H" level width }=\frac{n(m+1)}{f_{i}}[s] \end{aligned}$ <br> m :Timer Ai register's low-order 8 bits' set value <br> n : Timer Ai register's high-order 8 bits' set value |
| Count start condition | - When a trigger is generated. (Note) <br> - Internal or external trigger can be selected by software. |
| Count stop condition | When the count start bit is cleared to " 0. " |
| Interrupt request occurrence timing | At falling edge of PWM pulse |
| TAis pin's function | Programmable I/O port pin or trigger input pin |
| TAiout pin's function | PWM pulse output |
| Read from timer Ai register | An undefined value is read out. |
| Write to timer Ai register | - While counting is stopped When a value is written to the timer Ai register, it is written to both of the reload register and counter. <br> - While counting is in progress When a value is written to the timer Ai register, it is written only to the reload register. (Transferred to the counter at the next reload time.) |

Note: The trigger is generated with the count start bit ="1."
<When operating as a 16-bit pulse width modulator>

Timer A0 register (Addresses 4716, 4616)
Timer A1 register (Addresses 4916, 4816)
Timer A2 register (Addresses 4B16, 4A 16 )
Timer A3 register (Addresses 4D16, 4C ${ }_{16}$ ) Timer A4 register (Addresses 4F16, 4E16)

Timer A5 register (Addresses $\mathrm{C} 7{ }_{16}, \mathrm{C} 6{ }_{16}$ ) Timer A6 register (Addresses C916, C816) Timer A7 register (Addresses CB16, $\mathrm{CA}_{16}$ ) Timer A8 register (Addresses CD ${ }_{16}, \mathrm{CC}_{16}$ ) Timer A9 register (Addresses CF ${ }_{16}$, $\mathrm{CE}_{16}$ )

|  | (b15) (b8) <br> b7 b0 b7 |  | b0 |
| :---: | :---: | :---: | :---: |
| Bit | Function | At reset | R/W |
| 15 to 0 | Any value in the range from " $0000{ }_{16}$ " to "FFFE 16 " can be set. <br> Assuming that the set value $=n$, the " H " level width of the PWM pulse which is output from the TAiout pin is expressed as follows : <br> $\left(\right.$ PWM pulse period $\left.=\frac{2^{16}-1}{f_{i}}\right)$ | Undefined | Wo |

f: Frequency of count source
Note: Use the MOVM or STA(STAD) instruction for writing to this register.
Writing to this register must be performed in a unit of 16 bits.
<When operating as an 8-bit pulse width modulator>

Timer A0 register (Addresses 4716, 4616)
Timer A1 register (Addresses 4916, 4816)
Timer A2 register (Addresses 4B16, 4A $\mathrm{A}_{16}$ )
Timer A3 register (Addresses 4D16, 4C ${ }_{16}$ )
Timer A4 register (Addresses 4F16, 4E16)

Timer A5 register (Addresses C7 ${ }_{16}$, $\mathrm{C}_{16}$ ) Timer A6 register (Addresses C916, C816) Timer A7 register (Addresses CB16, $\mathrm{CA}_{16}$ ) Timer A8 register (Addresses CD ${ }_{16}, \mathrm{CC}_{16}$ ) Timer A9 register (Addresses CF16, CE ${ }_{16}$ )


| Bit | Function | At reset | R/W |
| :---: | :--- | :--- | :--- |
| 7 to 0 | Any value in the range from " 0016 " to " $F F_{16 "}$ " can be set. <br> Assuming that the set value $=m$, the period of the PWM pulse which is output from the <br> TAiout pin is expressed as follows: $\frac{(m+1)\left(2^{8}-1\right)}{\mathrm{fi}^{2}}$ | Undefined | WO |
| 15 to 8 | Any value in the range from " 0016 " to " $\mathrm{FF} \mathrm{F}_{16}$ " can be set. <br> Assuming that the set value $=\mathrm{n}$, the "H" level width of the PWM pulse which is output <br> from the TAiout pin is expressed as follows: $\frac{\mathrm{n}(\mathrm{m}+1)}{\mathrm{fi}_{\mathrm{i}}}$ | Undefined | WO |

fi: Frequency of count source
Note: Use the MOVM or STA(STAD) instruction for writing to this register. Writing to this register must be performed in a unit of 16 bits.

Fig. 7.6.1 Structures of timer Ai register in PWM mode

### 7.6 Pulse width modulation (PWM) mode

Timer Ai mode register ( $\mathrm{i}=0$ to 4) (Addresses $56_{16}$ to $5 \mathrm{~A}_{16}$ )
Timer Ai mode register ( $\mathrm{i}=5$ to 9 ) (Addresses D6 ${ }_{16}$ to DA ${ }_{16}$ )


| Bit | Bit name | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Operating mode select bits | 111: PWM mode | 0 | RW |
| 1 |  |  | 0 | RW |
| 2 | Fix this bit to "1" in PWM mode. |  | 0 | RW |
| 3 | Trigger select bits | Writing "1" to count start bit <br> 0 1: $\int$ (TAin pin functions as a programmable I/O port pin.) <br> 10 : Falling edge of TAis pin's input signal <br> 11 : Rising edge of TAiin pin's input signal | 0 | RW |
| 4 |  |  | 0 | RW |
| 5 | 16/8-bit PWM mode select bit | $0: 16$-bit pulse width modulator 1:8-bit pulse width modulator | 0 | RW |
| 6 | Count source select bits | See Table 7.2.3. | 0 | RW |
| 7 |  |  | 0 | RW |

Fig. 7.6.2 Structures of timer Ai mode register in PWM mode

### 7.6.1 Setting for PWM mode

Figures 7.6 .3 and 7.6 .4 show an initial setting example for registers relevant to the PWM mode. Note that when using interrupts, set up to enable the interrupts. For details, refer to "CHAPTER 6. INTERRUPTS."


Fig. 7.6.3 Initial setting example for registers related to PWM mode (1)

### 7.6 Pulse width modulation (PWM) mode



Fig. 7.6.4 Initial setting example for registers related to PWM mode (2)

### 7.6 Pulse width modulation (PWM) mode

### 7.6.2 Trigger

When a trigger is generated, the TAiout pin starts to output PWM pulses. An internal or an external trigger can be selected as that trigger.
An internal trigger is selected when the trigger select bits (bits 4 and 3 at addresses $56_{16}$ to $5 A_{16}$, D616 to DA $A_{16}$ ) are " $00_{2}$ " or " $01_{2}$ "; an external trigger is selected when these bits are " 102 " or " 112 ."
A trigger generated during PWM pulse output is invalid, and it does not affect the pulse output operation.

## (1) When selecting internal trigger

A trigger is generated when " 1 " is written to the count start bit (addresses $40{ }_{16}, 41_{16}$ ).
(2) When selecting external trigger

A trigger is generated at the falling edge of the TAiin pin's input signal when bit 3 at addresses $56_{16}$ to $5 A_{16}, D 6_{16}$ to $D A_{16}$ is " 0 ," or at its rising edge when bit 3 is " 1 ." However, the trigger input is acceptableonly when the count start bit is "1."
When using an external trigger, set the port P6, port P2, and port P4 direction registers' bits which correspond to the TAin pins for the input mode.

## TIMER A

### 7.6 Pulse width modulation (PWM) mode

### 7.6.3 Operation in PWM mode

(1) When the PWM mode is selected with the operating mode select bits, the TAiout pin outputs "L" level.
(2) When a trigger is generated, the counter (pulse width modulator) starts counting and the TAiout pin outputs a PWM pulse (Notes 1 and 2).
(3) The timer Ai interrupt request bit is set to "1" each time the PWM pulse level goes from "H" to "L." The interrupt request bit remains set to "1" until the interrupt request is accepted or until the interrupt request bit is cleared to "0" by software.
(4) Each time a PWM pulse has been output for one period, the reload register's contents are reloaded and the counter continues counting.

The following explains operations of the pulse width modulator.
(1) 16-bit pulse width modulator

When the $16 / 8$-bit PWM mode select bit is cleared to " 0 ," the counter operates as a 16 -bit pulse width modulator. Figures 7.6 .5 and 7.6 .6 show operation examples of the 16 -bit pulse width modulator.
(2) 8-bit pulse width modulator

When the $16 / 8$-bit PWM mode select bit is set to " 1 ," the counter is divided into 8 -bit halves. Then, the high-order 8 bits operate as an 8 -bit pulse width modulator, and the low-order 8 bits operate as an 8 -bit prescaler. Figures 7.6 .7 and 7.6 .8 show operation examples of the 8 -bit pulse width modulator.

Notes 1: If a value " 000016 " is set into the timer Ai register when the counter operates as a 16 -bit pulse width modulator, the pulse width modulator does not operate and the output from the TAiout pin remains "L" level. The timer Ai interrupt request does not occur. Similarly, if a value " 0016 " is set into the high-order 8 bits of the timer Ai register when the counter operates as an 8-bit pulse width modulator, the same is performed.

2: When the counter operates as an 8-bit pulse width modulator, after a trigger is generated, the TAiout pin outputs "L" level for a period of $\left(1 / f_{i}\right) \times(m+1) \times(n+1)$. After that, the PWM pulse output will start.


Note: The above applies when $\mathrm{n}=$ " $0003_{16 \text { " and }}$ an external trigger (rising edge of TAi in pin's input signal) is selected.

Fig. 7.6.5 Operation example of 16-bit pulse width modulator

(1) When an arbitrary value is set to the timer Ai register after setting "0000 16 " to it, the timing when the PWM pulse goes " H " depends on the timing when the new value is set.

Note: The above applies when an external trigger (rising edge of TAi in pin's input signal) is selected
Fig. 7.6.6 Operation example of 16-bit pulse width modulator (when counter value is updated during pulse output)

### 7.6 Pulse width modulation (PWM) mode



Fig. 7.6.7 Operation example of 8-bit pulse width modulator


Fig. 7.6.8 Operation example of 8-bit pulse width modulator (when counter value is updated during pulse output)

## TIMER A

## [Precautions for pulse width modulation (PWM) mode]

## [Precautions for pulse width modulation (PWM) mode]

1. If the count start bit is cleared to " 0 " during PWM pulse output, the counter stops counting. If the TAiout pin outputs "H" level at that time, the output level will become " $L$ " and the timer $A i$ interrupt request bit will be set to "1." When the TAiout pin outputs "L" level at that time, the output level will not change and no timer Ai interrupt request will occur.
2. When the timer's operating mode is set by one of the following procedures, the timer Ai interrupt request bit is set to "1."
-When the PWM mode is selected after reset
-When the operating mode is switched from the timer mode to the PWM mode
-When the operating mode is switched from the event counter mode to the PWM mode
Accordingly, when using a timer $A i$ interrupt (interrupt request bit), be sure to clear the timer Ai interrupt request bit to "0" after the above setting.

[^0]
## TIMER B

### 8.1 Overview, 8.2 Block description

### 8.1 Overview

Timer B consists of three counters (timers B0 to B2) each equipped with a 16-bit reload function. Timers B 0 to B 2 have identical functions and operate independently of one other.
Timer $\mathrm{Bi}(\mathrm{i}=0$ to 2 ) has three operating modes listed below.
(1) Timer mode

The timer counts an internally generated count source.
(2) Event counter mode

The timer counts an external signal.
(3) Pulse period/Pulse width measurement mode

The timer measures an external signal's pulse period or pulse width. In this mode, the following count types are available:

- Count clear type
- Free-run type


### 8.2 Block description

Figure 8.2.1 shows the block diagram of timer B. Explanation of registers relevant to timer $B$ is described below.


Timer B2 clock source select bit : Bit 6 at address 6316

Note: Only for timer B2, a clock source in the event counter mode can be selected.

Fig. 8.2.1 Block diagram of timer B

### 8.2.1 Counter and Reload register (timer Bi register)

Each of timer Bi counter and reload register consists of 16 bits and has the following functions.

## (1) Functions in timer mode and event counter mode

Countdown in the counter is performed each time the count source is input. The reload register is used to store the initial value of the counter. When a counter underflow occurs, the reload register's contents are reloaded into the counter.
A value is set to the counter and reload register by writing the value to the timer Bi register.
Table 8.2.1 lists the memory assignment of the timer Bi register.
The value written into the timer Bi register while counting is not in progress is set to the counter and reload register. The value written into the timer Bi register while counting is in progress is set only to the reload register. In this case, the reload register's updated contents are transferred to the counter at the next underflow. The counter value is read out by reading out the timer Bi register.

Note: When reading from or writing to the timer Bi register, perform it in a unit of 16 bits. For more information about the value obtained by reading the timer Bi register, refer to sections "[Precautions for timer mode]" and "[Precautions for event counter mode]."

## (2) Functions in pulse period/pulse width measurement mode

Countup in the counter is performed each time the count source is input. The reload register is used to retain the pulse period or pulse width measurement result. When a valid edge is input to the TBin pin, the counter value is transferred to the reload register. In this mode, the value obtained by reading the timer Bi register is the reload register's contents, so that the measurement result is obtained.
By using the count-type select bit (bit 4 at addresses $5 \mathrm{~B}_{16}$ to $5 \mathrm{D}_{16}$ ), the count type can be selected from the counter clear type and free-run type.
The operation of the counter after the counter value is transferred to the reload register is as follows; - In the case of the counter clear type, the counter value becomes " $0000{ }_{16}$ "; and counting continues.

- In the case of the free-run type, the counter value does not become " $0000{ }_{16}$ "; and counting continues with this counter value kept.

Note: When reading from the timer Bi register, perform it in a unit of 16 bits.
Table 8.2.1 Memory assignment of timer Bi registers

| Timer Bi register | High-order byte | Low-order byte |
| :--- | :--- | :--- |
| Timer B0 register | Address 5116 | Address 5016 |
| Timer B1 register | Address 5316 | Address 5216 |
| Timer B2 register | Address 5516 | Address 5416 |

Note: At reset, the contents of the timer Bi register are undefined.

### 8.2 Block description

### 8.2.2 Count start register

This register is used to start and stop counting. One bit of this register corresponds to one timer. (This is the one-to-one relationship.) Figure 8.2 .2 shows the structure of the count start register 0 .


Fig. 8.2.2 Structure of count start register 0

### 8.2.3 Timer Bi mode register

Figure 8.2.3 shows the structure of the timer Bi mode register. The operating mode select bits are used to select the operating mode of timer Bi. Bits 2 to 7 have different functions according to the operating mode. These bits are described in the paragraph of each operating mode.

Timer Bi mode register ( $\mathrm{i}=0$ to 2 ) (Addresses 5B16 to 5D16)


| Bit | Bit name | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Operating mode select bits | b1 b0 <br> 00 : Timer mode <br> 01 : Event counter mode <br> 10 : Pulse period/Pulse width measurement mode <br> 11 : Do not select. | 0 | RW |
| 1 |  |  | 0 | RW |
| 2 | These bits have different functions according to the operating mode. |  | 0 | RW |
| 3 |  |  | 0 | RW |
| 4 |  |  | 0 | RW |
| 5 |  |  | Undefined | $\begin{gathered} \mathrm{RO} \\ \text { (Note) } \end{gathered}$ |
| 6 |  |  | 0 | RW |
| 7 |  |  | 0 | RW |

Note: Bit 5 is invalid in the timer and event counter modes; its value is undefined at reading.

Fig. 8.2.3 Structure of timer Bi mode register

### 8.2.4 Timer Bi interrupt control register

Figure 8.2.4 shows the structure of the timer Bi interrupt control register. For details about interrupts, refer to "CHAPTER 6. INTERRUPTS."

Timer Bi interrupt control register ( $\mathrm{i}=0$ to 2 ) (Addresses $7 \mathrm{~A}_{16}$ to $7 \mathrm{C}_{16}$ )


| Bit | Bit name | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Interrupt priority level select bits | b2 b1 b0 <br> 000 : Level 0 (Interrupt disabled) <br> 001 : Level 1 <br> 010 : Level 2 <br> 011 : Level 3 <br> 100 : Level 4 <br> 101 : Level 5 <br> 110 : Level 6 <br> 111 : Level 7 | 0 | RW |
| 1 |  |  | 0 | RW |
| 2 |  |  | 0 | RW |
| 3 | Interrupt request bit | 0 : No interrupt requested <br> 1 : Interrupt requested | 0 | RW (Note) |
| 7 to 4 | Nothing is assigned. |  | Undefined | - |

Note: When writing to this bit, use the MOVM (MOVMB) or STA (STAB, STAD) instruction.

Fig. 8.2.4 Structure of timer Bi interrupt control register
(1) Interrupt priority level select bits (bits 2 to 0 )

These bits are used to select a timer Bi interrupt's priority level. When using timer Bi interrupts, select the priority level from levels 1 through 7. When a timer Bi interrupt request occurs, its priority level is compared with the processor interrupt priority level (IPL), so that the requested interrupt is enabled only when its priority level is higher than the IPL. (However, this applies when the interrupt disable bit $(\mathrm{I})=$ " 0. .") To disable timer Bi interrupts, set these bits to "0002" (level 0 ).
(2) Interrupt request bit (bit 3)

This bit is set to " 1 " when a timer Bi interrupt request occurs. This bit is automatically cleared to " 0 " when the timer Bi interrupt request is accepted. This bit can be set to " 1 " or cleared to " 0 " by software.

## TIMER B

### 8.2 Block description

8.2.5 Port P2 direction register, Port P5 direction register

The input pins of timer Bi are multiplexed with port P 5 pins. By using the TB0ın/TB1ı/ $/$ TB2ın pin select bit (see Figure 8.2.5.), pin TB0ıл/TB1ı/TB2ın can be allocated to the corresponding port P2 pin.
 the corresponding bits of the port direction register, which is multiplexed, to "0" in order to set these pins to the input mode. (See Figure 8.2.6.)

| Port P2 pin function control register (Address $\mathrm{AE}_{16}$ ) |  |  | b7 b6 b5 b4 b3 b2 b1 b0 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 0 |  |  |
| Bit | Bit name | Function |  | At reset | R/W |
| 0 | Pin TB01n select bit | 0 : Allocate pin TB0in to P5s. <br> 1 : Allocate pin TB0in to $\mathrm{P}_{4}$. |  | 0 | RW |
| 1 | Pin TB1ın select bit | 0 : Allocate pin TB1in to P56. <br> 1 : Allocate pin TB1in to P25. |  | 0 | RW |
| 2 | Pin TB2ıN select bit | 0 : Allocate pin TB2in to P57. <br> 1 : Allocate pin TB2in to P26. |  | 0 | RW |
| 6 to 3 | Nothing is assigned. |  |  | Undefined | - |
| 7 | Fix this bit to "0." |  |  | 0 | RW |

Fig. 8.2.5 Structure of port P2 pin function control register

Port P5 direction register (Address $\mathrm{D}_{16}$ )


| Bit | Corresponding pin | Functions | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Nothing is assigned. |  | Undefined | - |
| 1 | Pin $\mathrm{INT}_{1}$ | 0 : Input mode <br> 1 : Output mode | 0 | RW |
| 2 | Pin $\overline{\text { NT }_{2} / \mathrm{RTP}_{\text {TRG } 1}}$ |  | 0 | RW |
| 3 | Pin $\overline{\text { NT }}_{3} / \mathrm{RTP}_{\text {TRGo }}$ |  | 0 | RW |
| 4 | Nothing is assigned. |  | Undefined | - |
| 5 | Pin TB01n (Pin $\overline{\mathrm{NT}} 5$ /IDW) (Note 1) | 0 : Input mode <br> 1 : Output mode <br> When using this pin as timer Bi's input pin, be sure to clear the corresponding bit to " 0 ." | 0 | RW |
| 6 | Pin TB1ın(Pin $\overline{\mathrm{INT}} / \mathrm{ILDV}) \quad$ (Note 2) |  | 0 | RW |
| 7 | Pin TB2ın (Pin $\overline{\mathrm{NT}} 7 / \mathrm{ILU}) \quad$ (Note 3) |  | 0 | RW |

Notes 1: This applies when the TB0in pin select bit (bit 0 at address $\left.A E_{16}\right)=0$.
2: This applies when the TB1ın pin select bit (bit 1 at address $\left.A E_{16}\right)=0$.
3: This applies when the TB2ın pin select bit (bit 2 at address $A E_{16}$ ) $=0$.
4: The pins in () are I/O pins of other internal peripheral devices, which are multiplexed with the corresponding port P5 pins.

Port P2 direction register (Address $8_{16}$ )
b7 b6 b5 b4 b3 b2 b1 b0


| Bit | Corresponding pin | Functions | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Pin TA4out | 0 : Input mode <br> 1 : Output mode <br> When using this pin as timer Bi's input pin, be sure to clear the corresponding bit to " 0 ." | 0 | RW |
| 1 | Pin TA4in |  | 0 | RW |
| 2 | Pin TA9out |  | 0 | RW |
| 3 | Pin TA9ın |  | 0 | RW |
| 4 | Pin TB01n (Note 1) |  | 0 | RW |
| 5 | Pin TB1ın (Note 2) |  | 0 | RW |
| 6 | Pin TB2In (Note 3) |  | 0 | RW |
| 7 | Pin P27 |  | 0 | RW |

Notes 1: This applies when the TB0in pin select bit (bit 0 at address $\left.A E_{16}\right)=1$.
2: This applies when the $T B 1$ м pin select bit (bit 1 at address $A E_{16}$ ) $=1$.
3: This applies when the TB2 1 pin select bit (bit 2 at address $\left.A E_{16}\right)=1$.

Fig. 8.2.6 Relationship between port P5 direction register, port P2 direction register, and timer Bi's input pins

### 8.2.6 Count source (in timer mode and pulse period/pulse width measurement mode)

In the timer mode and pulse period/pulse width measurement mode, the count source select bits (bits 6 and 7 at addresses $5 B_{16}$ to $5 D_{16}$ ) are used to select the count source ( $f_{2}, f_{16}, f_{64}$, or $f_{512}$ ). (See Figures 8.3.1 and 8.5.1.)

### 8.3 Timer mode

In this mode, the timer counts an internally generated count source. Table 8.3.1 lists the specifications of the timer mode. Figure 8.3.1 shows the structures of the timer Bi register and timer Bi mode register in the timer mode.

Table 8.3.1 Specifications of timer mode

| Item | Specifications |
| :---: | :---: |
| Count source $\mathrm{fi}_{i}$ | $\mathrm{f}_{2}, \mathrm{f}_{16}, \mathrm{f}_{64}$, or $\mathrm{f}_{512}$ |
| Count operation | - Countdown <br> -When a counter underflow occurs, reload register's contents are reloaded, and counting continues. |
| Division ratio | $\frac{1}{(n+1)} \quad n$ : Timer Bi register's set value |
| Count start condition | When the count start bit is set to "1." |
| Count stop condition | When the count start bit is cleared to " 0. " |
| Interrupt request occurrence timing | When a counter underflow occurs. |
| TBiis pin's function | Programmable I/O port pin |
| Read from timer Bi register | Counter value can be read out. |
| Write to timer Bi register | - While counting is stopped When a value is written to the timer Bi register, it is written to both of the reload register and counter. <br> - While counting is in progress When a value is written to the timer Bi register, it is written only to the reload register. (Transferred to the counter at the next reload timing.) |

Timer B0 register (Addresses 51 ${ }_{16,5016 \text { ) }}$
Timer B1 register (Addresses 5316, 52 ${ }_{16 \text { ) }}$
Timer B2 register (Addresses 5516, 5416)


| Bit | Function | At reset | R/W |
| :---: | :--- | :--- | :--- |
| 15 to 0 | Any value in the range from " $0000_{16 "}$ " to " $F F F F_{16 "}$ " can be set. <br> Assuming that the set value $=n$, the counter divides the count source frequency by $(n+1)$. <br> When reading, the register indicates the counter value. | Undefined | RW |

Note: Reading from or writing to this register must be performed in a unit of 16 bits.

Timer Bi mode register ( $\mathrm{i}=0$ to 2 ) (Addresses 5B16 to 5D ${ }_{16}$ )


| Bit | Bit name | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Operating mode select bits | b1 b0 <br> 00 : Timer mode | 0 | RW |
| 1 |  |  | 0 | RW |
| 2 | These bits are invalid in timer mode. |  | 0 | RW |
| 3 |  |  | 0 | RW |
| 4 |  |  | 0 | - |
| 5 | This bit is invalid in timer mode; its value is undefined at reading. |  | Undefined | RO |
| 6 | Count source select bits | $\begin{gathered} b^{2 b 6} \\ 00 \end{gathered}$ | 0 | RW |
| 7 |  | $\begin{aligned} & 10: f_{64} \\ & 11: f_{512} \\ & \hline \end{aligned}$ | 0 | RW |

X : It may be either "0" or "1."

Fig. 8.3.1 Structures of timer Bi register and timer Bi mode register in timer mode

### 8.3 Timer mode

### 8.3.1 Setting for timer mode

Figure 8.3 .2 shows an initial setting example for registers relevant to the timer mode.
Note that when using interrupts, set up registers to enable the interrupts. For details, refer to "CHAPTER 6. INTERRUPTS."


Count starts.
Fig. 8.3.2 Initial setting example for registers relevant to timer mode

### 8.3.2 Operation in timer mode

(1) When the count start bit is set to "1," the counter starts counting of the count source.
(2) When a counter underflow occurs, the reload register's contents are reloaded and counting continues.
(3) The timer Bi interrupt request bit is set to "1" at the counter underflow in (2). The interrupt request bit remains set to "1" until the interrupt request is accepted or until the interrupt request bit is cleared to "0" by software.

Figure 8.3 .3 shows an example of operation in the timer mode.


Fig. 8.3.3 Example of operation in timer mode

## TIMER B

## [Precautions for timer mode]

## [Precautions for timer mode]

While counting is in progress, by reading the timer Bi register, the counter value can be read out at arbitrary timing. However, if the timer Bi register is read at the reload timing shown in Figure 8.3.4, the value "FFFF ${ }_{16}$ " is read out. If reading is performed in the period from when a value is set into the timer Bi register with the counter stopped until the counter starts counting, the set value is correctly read out.


Fig. 8.3.4 Reading timer Bi register

### 8.4 Event counter mode

In this mode, the timer counts an external signal. Table 8.4.1 lists the specifications of the event counter mode. Figure 8.4 .1 shows the structures of the timer Bi register and the timer Bi mode register in the event counter mode.

Table 8.4.1 Specifications of event counter mode

| Item | Specifications |
| :---: | :---: |
| Count source | -External signal input to the TBiin pin, or f $\mathrm{X}_{32}$ (Note 1) <br> -The count source's valid edge can be selected from the falling edge, the rising edge, and both of the falling and rising edges by software. |
| Count operation | -Countdown <br> -When a counter underflow occurs, reload register's contents are reloaded, and counting continues. |
| Division ratio | $\frac{1}{(n+1)} \quad n$ : Timer Bi register's set value |
| Count start condition | When the count start bit is set to "1." |
| Count stop condition | When the count start bit is cleared to " 0. " |
| Interrupt request occurrence timing | When the counter underflow occurs. |
| TBis pin's function | Count source input pin (Note 2) |
| Read from timer Bi register | Counter value can be read out. |
| Write to timer Bi register | - While counting is stopped When a value is written to the timer Bi register, it is written to both of the reload register and counter. <br> - While counting is in progress When a value is written to the timer Bi register, it is written only to the reload register. (Transferred to the counter at the next reload timing.) |

Notes 1: Only for timer B2, $\mathrm{fX}_{32}$ can be selected.
2: When $\mathrm{fX}_{32}$ is selected as the count source in timer B 2 , the TB2ın pin can be used as a programmable I/O port pin or as I/O pins of other internal peripheral devices, which are multiplexed.

### 8.4 Event counter mode

Timer B0 register (Addresses 5116, 5016)


Timer B2 register (Addresses 5516, 5416)

| Bit | Function | At reset | R/W |
| :---: | :--- | :---: | :---: |
| 15 to 0 | Any value in the range from " $00000_{16 "}$ to "FFFF ${ }_{16}$ " can be set. <br> Assuming that the set value $=\mathrm{n}$, the counter divides the count source frequency by $(\mathrm{n}+1)$. <br> When reading, the register indicates the counter value. | Undefined | RW |

Note: Reading from or writing to this register must be performed in a unit of 16 bits.

Timer Bi mode register ( $\mathrm{i}=0$ to 2) (Addresses 5B16 to 5D ${ }_{16}$ )


| Bit | Bit name | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Operating mode select bits | ${ }_{0}^{\text {b1 b0 }} 1$ : Event counter mode | 0 | RW |
| 1 |  |  | 0 | RW |
| 2 | Count polarity select bits | b3 b2 <br> 00 : Count at falling edge of external signal <br> 01 : Count at rising edge of external signal <br> 10 : Count at both falling and rising edges of external signal <br> 11 : Do not select. <br> (Note) | 0 | RW |
| 3 |  |  | 0 | RW |
| 4 | This bit is invalid in event counter mode. |  | 0 | - |
| 5 | This bit is invalid in event counter mode; its value is undefined at reading. |  | Undefined | RO |
| 6 | These bits are invalid in event counter mode. |  | 0 | RW |
| 7 |  |  | 0 | RW |

X : It may be either " 0 " or " 1. "
Note: When the timer B2 clock source select bit (bit 6 at address 6316 ) = " 1 ," be sure to fix these bits to " 012 " (count at the rising edge of the external signal).

Fig. 8.4.1 Structures of timer Bi register and timer Bi mode register in event counter mode

### 8.4 Event counter mode

### 8.4.1 Count source

For timer B2 in the event counter mode, a count source (an external signal into the TB2ın pin, or fX $\mathrm{X}_{32}$ ) can be selected by using the timer B2 clock source select bit. (See Figure 8.4.2.) Timers B0 and B1 count the external signals input to the TB0in and TB1ın pins, respectively.
When $f X_{32}$ is selected as the count source, the TB2ın pin serves as a programmable I/O port pin or as I/ O pins of other internal peripheral devices, which are multiplexed.

Particular function select register 1 (Address 6316)


| Bit | Bit name | Function | At reset |  |
| :---: | :---: | :---: | :---: | :---: |
| 0 | STP-instruction-execution status bit | 0 : Normal operation. <br> 1 : During execution of STP instruction | (Note 1) | $\begin{gathered} \text { RW } \\ \text { (Note 2) } \end{gathered}$ |
| 1 | WIT-instruction-execution status bit | 0 : Normal operation. <br> 1 : During execution of WIT instruction | (Note 1) | $\begin{gathered} \text { RW } \\ \text { (Note 2) } \end{gathered}$ |
| 2 | Fix this bit to "0." |  | 0 | RW |
| 3 | System clock stop select bit at WIT <br> (Note 3) | $0:$ In the wait mode, system clock $f_{\text {sys }}$ is active. <br> 1 : In the wait mode, system clock $f_{\text {sys }}$ is inactive. | 0 | RW |
| 4 | Fix this bit to "0." |  | 0 | RW |
| 5 | The value is " 0 " at reading. |  | 0 | - |
| 6 | Timer B2 clock source select bit (Valid in event counter mode.) (Note 4) | 0 : External signal input to the TB2ıw pin is counted. <br> $1: \mathrm{fX}_{32}$ is counted. | 0 | RW |
| 7 | The value is " 0 " at reading. |  | 0 | - |

Notes 1: At power-on reset, this bit becomes "0." At hardware reset or software reset, this bit retains the value just before reset. 2: Even when "1" is written, the bit status will not change.
3: Setting this bit to " 1 " must be performed just before execution of the WIT instruction. Also, after the wait state is terminated, this bit must be cleared to "0" immediately.
4: When using timer B2 in the pulse period/pulse width measurement mode, be sure to clear this bit to " 0. ."

Fig. 8.4.2 Structure of particular function select register 1

## TIMER B

### 8.4 Event counter mode

### 8.4.2 Setting for event counter mode

Figure 8.4 .3 shows an initial setting example for registers relevant to the event counter mode.
Note that when using interrupts, set up to enable the interrupts. For details, refer to section "CHAPTER 6. INTERRUPTS."


Notes 1: By using bits 0 to 2 of the port P2 pin function control register (address AE16), be sure to set the pin allocation. (See Figure 8.2.5.) 2: When $f X_{32}$ is selected as the count source in timer B2 (in other words, when bit 6 at address $6316=1$ ), this setting is unnecessary

Fig. 8.4.3 Initial setting example for registers relevant to event counter mode

### 8.4.3 Operation in event counter mode

(1) When the count start bit is set to "1," the counter starts counting of the count source.
(2) When a counter underflow occurs, the reload register's contents are reloaded, and counting continues.
(3) The timer Bi interrupt request bit is set to "1" at the counter underflow in (2).

The interrupt request bit remains set to "1" until the interrupt request is accepted or until the interrupt request bit is cleared to "0" by software.

Figure 8.4.4 shows an example of operation in the event counter mode.


Fig. 8.4.4 Example of operation in event counter mode

## TIMER B

## [Precautions for event counter mode]

## [Precautions for event counter mode]

While counting is in progress, by reading the timer Bi register, the counter value can be read out at arbitrary timing. However, if the timer Bi register is read at the reload timing shown in Figure 8.4.5, a value "FFFF 16 " is read out. If reading is performed in the period from when a value is set into the timer Bi register with the counter stopped until the counter starts counting, the set value is correctly read out.


Fig. 8.4.5 Reading timer Bi register

### 8.5 Pulse period/Pulse width measurement mode

In this mode, the timer measures an external signal's pulse period or pulse width. Tables 8.5.1 and 8.5.2 list the specifications of the pulse period/pulse width measurement mode. Figure 8.5.1 shows the structures of the timer Bi register and timer Bi mode register in the pulse period/pulse width measurement mode.
(1) Pulse period measurement

The timer measures the pulse period of the external signal that is input to the TBiin pin.
(2) Pulse width measurement

The timer measures the pulse width ("L" level and "H" level widths) of the external signal that is input to the TBion pin.

Table 8.5.1 Specifications of pulse period/pulse width measurement mode (when counter clear type is selected)

| Item | Specifications |
| :---: | :---: |
| Count source $\mathrm{fi}_{\mathrm{i}}$ | $\mathrm{f}_{2,} \mathrm{f}_{16}, \mathrm{f}_{64}$, or $\mathrm{f}_{512}$ |
| Count operation | Countup <br> - Counter value is transferred to the reload register at valid edge of measurement pulse, and counting continues after clearing the counter value to " $0000_{16 . "}$ |
| Count start condition | When the count start bit is set to "1." |
| Count stop condition | When the count start bit is cleared to "0." |
| Interrupt request occurrence timing | - When a valid edge of measurement pulse is input (Note 1). <br> - When a counter overflow occurs (The timer Bi overflow flag is set to "1" simultaneously.) |
| TBis pin's function | Measurement pulse input pin (Note 2) |
| Read from timer Bi register | The value obtained by reading the timer Bi register is the reload register's contents (Measurement result) (Note 3). |
| Write to timer Bi register | Invalid |

Timer Bi overflow flag: This bit is used to identify the source of an interrupt request occurrence.
Notes 1: No interrupt request occurs when the first valid edge is input after the counter starts counting. 2: When using timer B2, make sure that the timer B2 clock source select bit (see Figure 8.4.2.) to " 0. ."
3: The value read out from the timer Bi register is undefined in the period after the counter starts counting until the second valid edge is input.

### 8.5 Pulse period/Pulse width measurement mode

Table 8.5.2 Specifications of pulse period/pulse width measurement mode (when free-run type is selected)

| Item | Specifications |
| :---: | :---: |
| Count source $\mathrm{fi}_{\mathrm{i}}$ | $\mathrm{f}_{2}, \mathrm{f}_{16}, \mathrm{f}_{64}$, or $\mathrm{f}_{512}$ |
| Count operation | - Countup <br> - Counter value is transferred to the reload register at valid edge of measurement pulse, and counting continues. <br> - When a counter overflow occurs, the timer Bi overflow flag is set to " 1 ," and counting continues after clearing the counter value to " 000016 ." |
| Count start condition | When the count start bit is set to "1." |
| Count stop condition | When the count start bit is cleared to " 0. " |
| Interrupt request occurrence timing | When a valid edge of measurement pulse is input (Note 1). |
| TBiin pin's function | Measurement pulse input pin (Note 2) |
| Read from timer Bi register | The value obtained by reading the timer Bi register is the reload register's contents (Measurement result) (Note 3). |
| Write to timer Bi register | Invalid |

Timer Bi overflow flag: This bit is used to identify the source of an interrupt request occurrence.
Notes 1: No interrupt request occurs when the first valid edge is input after the counter starts counting.
2: When using timer B2, make sure that the timer B2 clock source select bit (see Figure 8.4.2.) = "0."
3: The value read out from the timer Bi register is undefined in the period after the counter starts counting until the second valid edge is input.

Timer B0 register (Addresses 5116, 5016)
Timer B1 register (Addresses 5316, 5216) Timer B2 register (Addresses 5516, 5416)


| Bit | Function | At reset | R/W |
| :---: | :---: | :---: | :---: |
| 15 to 0 | The measurement result of pulse period or pulse width is read out. | Undefined | RO |

Note: Reading from this register must be performed in a unit of 16 bits.

Timer Bi mode register ( $\mathrm{i}=0$ to 2 ) (Addresses 5B16 to 5D ${ }_{16}$ )


| Bit | Bit name | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Operating mode select bits | b1 b0 <br> 10 : Pulse period/Pulse width measurement mode | 0 | RW |
| 1 |  |  | 0 | RW |
| 2 | Measurement mode select bits | b3 b2 <br> 00 : Pulse period measurement (Interval between falling edges of measurement pulse) <br> 01 : Pulse period measurement (Interval between rising edges of measurement pulse) <br> 10 : Pulse width measurement (Interval from a falling edge to a rising edge, and from a rising edge to a falling edge of measurement pulse) <br> 11 : Do not select. | 0 | RW |
| 3 |  |  | 0 | RW |
| 4 | Count-type select bit | 0 : Counter clear type <br> 1 : Free-run type | 0 | RW |
| 5 | Timer Bi overflow flag (Note) | 0 : No overflow <br> 1 : Overflowed | Undefined | RO |
| 6 | Count source select bits | $\begin{array}{ll} \mathrm{c}_{7} \mathrm{b6} \\ 0 & 0 \end{array} \mathrm{f}_{2}$ | 0 | RW |
| 7 |  |  | 0 | RW |

Note: The timer Bi overflow flag is cleared to " 0 " when a value is written to the timer Bi mode register with the count start bit = " 1 ." This flag cannot be set to "1" by software.

Fig. 8.5.1 Structures of timer Bi register and timer Bi mode register in pulse period/pulse width measurement mode

### 8.5 Pulse period/Pulse width measurement mode

8.5.1 Setting for pulse period/pulse width measurement mode

Figure 8.5 .2 shows an initial setting example for registers relevant to the pulse period/pulse width measurement mode.
Note that when using interrupts, set up to enable the interrupts. For details, refer to "CHAPTER 6. INTERRUPTS."


Notes 1: When using timer B2, be sure to clear the timer B2 clock source select bit (See Figure 8.4.2.) to "0."
2: The timer Bi overflow flag is a read-only bit. This bit is undefined after reset. When a value is written to the timer Bi mode register with the count start bit $=$ " 1 ," this bit will be cleared to " 0 .
3: By using bits 0 to 2 of the port P2 pin function control register (address AE16), be sure to set the pin allocation. (See Figure 8.2.5.)

Fig. 8.5.2 Initial setting example for registers relevant to pulse period/pulse width measurement mode

### 8.5.2 Operation in pulse period/pulse width measurement mode

$\square$ When counter clear type is selected
(1) When the count start bit is set to " 1 ," the counter starts counting of the count source.
(2) The counter value is transferred to the reload register when a valid edge of the measurement pulse is detected. (Refer to section "(1) Pulse period/Pulse width measurement.")
(3) The counter value is cleared to " 000016 ", after the transfer in (2), and the counter continues counting.
(4) The timer Bi interrupt request bit is set to " 1 " when the counter value is cleared to "000016" in (3) (Note). The interrupt request bit remains set to " 1 " until the interrupt request is accepted or until the interrupt request bit is cleared to " 0 " by software.
(5) The timer repeats operations (2) to (4) above.

Note: No timer Bi interrupt request occurs when the first valid edge is input after the counter starts counting.

- When free-run type is selected
(1) When the count start bit is set to "1," the counter starts counting of the count source.
(2) The counter value is transferred to the reload register when a valid edge of the measurement pulse is detected. (Refer to section "(1) Pulse period/Pulse width measurement.")
${ }^{(3)}$ The timer Bi interrupt request bit is set to "1" after the transfer in (2) (Note). The interrupt request bit remains set to " 1 " until the interrupt request is accepted or until the interrupt request bit is cleared to " 0 " by software.
The counter continues counting with the counter value kept.
(4) When a counter overflow occurs, the timer Bi overflow flag is set to " 1 ," and counting continues after clearing the counter value to " $0000_{16}$." At this time, the timer Bi interrupt request bit does not change.
(5) The timer repeats operations (2) to (4) above.

Note: No timer Bi interrupt request occurs when the first valid edge is input after the counter starts counting.

## (1) Pulse period/pulse width measurement

The measurement mode select bits (bits 3 and 2 at addresses 5B ${ }_{16}$ and $5 D_{16}$ ) specify whether the pulse period of an external signal is measured or its pulse width is done. Table 8.5.3 lists the relationship between the measurement mode select bits and the pulse period/pulse width measurements. Make sure that the measurement pulse interval from the falling edge to the rising edge, and vice versa are two cycles of the count source or more. Additionally, use software to identify whether the measurement result indicates the "H" level width or the "L" level width.

Table 8.5.3 Relationship between measurement mode select bits and pulse period/pulse width measurements

| b3 | b2 | Pulse period/Pulse width measurement | Measurement interval (Valid edges) |
| :---: | :---: | :--- | :--- |
| 0 | 0 | Pulse period measurement | From falling edge to falling edge (Falling edges) |
| 0 | 1 |  | From rising edge to rising edge (Rising edges) |
| 1 | 0 | Pulse width measurement | From falling edge to rising edge, and vice versa <br> (Falling and rising edges) |

### 8.5 Pulse period/pulse width measurement mode

(2) Timer Bi overflow flag

■ When counter clear type is selected
A timer Bi interrupt request occurs when a measurement pulse's valid edge is input or when a counter overflow occurs. The timer Bi overflow flag is used to identify the source of the interrupt request occurrence, that is, whether it is an overflow occurrence or a valid edge input.
The timer Bi overflow flag is set to "1" at an overflow occurrence. Accordingly, the source of the interrupt request occurrence is identified by checking the timer Bi overflow flag in the interrupt routine. When a value is written to the timer Bi mode register after the next count timing of the count source with the count start bit $=$ " 1 ," the timer Bi overflow flag will be cleared to " 0 ".
The timer Bi overflow flag is a read-only bit.
Use the timer Bi interrupt request bit to detect the overflow timing. Do not use the timer Bi overflow flag for this detection.

- When free-run type is selected

The timer Bi overflow flag is set to " 1 " at an overflow occurrence. (At this time, no timer Bi interrupt request is generated.) Accordingly, whether a counter overflow occurs between valid edges is identified by checking the timer Bi overflow flag in the interrupt routine owing to a valid edge input. When a value is written to the timer Bi mode register after the next count timing of the count source with the count start bit = "1," the timer Bi overflow flag will be cleared to " 0 ". The timer Bi overflow flag is a read-only bit.

Figure 8.5 .3 shows the processing example of a timer Bi interrupt when a measurement pulse's valid edge is detected by the timer Bi interrupt request.


Notes 1: The valid edge of the measurement pulse is detected.
2: Be sure to read out the timer Bi register.
3: After the timer Bi overflow flag is set to " 1 ", be sure to wait for one cycle of the count source to elapse. Then, write a value to the timer Bi mode register.

Fig. 8.5.3 Processing example of timer Bi interrupt when free-run count type is selected

### 8.5 Pulse period/pulse width measurement mode

Figures 8.5.4 and 8.5.5 show the operation examples during the pulse period measurement; Figures 8.5.6 and 8.5 .7 show the operation examples during the pulse width measurement.


Fig. 8.5.4 Operation examples during pulse period measurement (when counter clear type is selected)

### 8.5 Pulse period/pulse width measurement mode



Fig. 8.5.5 Operation examples during pulse period measurement (when free-run count type is selected)


Fig. 8.5.6 Operation example during the pulse width measurement (when counter clear type is selected)

### 8.5 Pulse period/pulse width measurement mode



Fig. 8.5.7 Operation example during the pulse width measurement (when free-run count type is selected)

## [Precautions for pulse period/pulse width measurement mode]

1. When the counter clear type is selected, a timer Bi interrupt request is generated by one of the following sources:

- Valid edge input of measured pulse
- Counter overflow

When an overflow generates an interrupt request, the timer Bi overflow flag will be set to "1."
2. When the free-run type is selected, the timer Bi interrupt request is generated only by the valid edge input of the pulse to be measured.
3. After reset, the timer Bi overflow flag is undefined. When a value is written to the timer Bi mode register after the next count timing of the count source with the count start bit $=$ " $1, "$ this flag will be cleared to "0."
4. An undefined value is transferred to the reload register at the first valid edge input after the count start. In this case, no timer Bi interrupt request will occur.
5. The counter value at count start is undefined. Therefore, there is a possibility that a counter overflow occurs immediately after the counting starts. In this case, the timer Bi overflow flag becomes "1"; and when the counter clear type is selected, a timer Bi interrupt request is generated.
6. If the contents of the measurement mode select bits are changed after the count start, the timer Bi interrupt request bit is set to "1." When the value, which has been set in these bits before, are written again, the timer Bi interrupt request bit will not change.
7. When using timer B2, be sure to clear the timer B2 clock source select bit (bit 6 at address $63_{16)}$ to " 0 ."
8. If the input signal to the TBin pin is affected by noise, etc., there is a possibility that the counter cannot perform the exact measurement. We recommend to verify, by software, that the measurement values are within a constant range.

## TIMER B

[Precautions for pulse period/pulse width measurement mode]
MEMORANDUM

## CHAPTER 9 PULSE OUTPUT PORT MODE

9.1 Overview
9.2 Block description of pulse output port 0
9.3 Block description of pulse output port 1
9.4 Setting of pulse output port mode 9.5 Pulse output port mode operation [Precautions for pulse output port mode]

## PULSE OUTPUT PORT MODE

### 9.1 Overview

### 9.1 Overview

The pulse output port mode function is used to change the output levels at several pins simultaneously with the following: each underflow occurrence in timer A or each valid edge input of an external signal. The pulse output port mode consists of pulse output port 0 and pulse output port 1. These two circuits have the equivalent functions and operate independently each other. Each of pulse output port 0 and pulse output port 1 has two operation modes as listed in Table 9.1.1. Table 9.1.2 lists the overview of pulse output port 0 ; Table 9.1.3 lists the overview of pulse output port 1.

Table 9.1.1 Overview of pulse output port mode

| Function | Pulse output mode |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Circuit | Pulse output port 0 |  |  | Pulse output port 1 |  |
| Operation mode | Pulse mode 0 | Pulse mode 1 | Pulse mode 0 | Pulse mode 1 |  |

Table 9.1.2 Overview of pulse output port 0

| Operation mode | Pulse mode 0 |  | Pulse mode 1 |  |
| :---: | :---: | :---: | :---: | :---: |
| Pulse output pins | RTP0 to RTP0 (P6o to P63) | RTP10 to RTP1 ${ }_{3}$ (P64 to P67) | RTP0 to RTP0 ${ }_{3}$, RTP1o, RTP11 (P6o to P65) | $\begin{aligned} & \mathrm{RTP}_{12}, \mathrm{RTP}_{1} \\ & \left(\mathrm{P} 6_{4}, \mathrm{P} 6_{7}\right) \end{aligned}$ |
| Pulse output trigger | Underflow occurrence in timer A0 or Valid edge of signal input to pin RTPtrgo | Underflow of timer A3 | Underflow of timer A0 or <br> Valid edge of signal input to pin RTPtrgo | Underflow of timer A3 |
| Register where output data is to be set | Three-phase output data register 0 (bits 0 to 3 ) | Three-phase output data register 1 (bits 4 to 7) | Three-phase output data register 0 (bits 0 to 5) | Three-phase output data register 1 (bits 6, 7) |
| Pulse width modulation | Available (timer A1 used) | Not available | Available (Note) (timers A1, A2, A4 used) | Not available |
| Negative pulse output | Available | Available | Available | Not available |
| Pulse-outputcutoff signal input pin | $\begin{aligned} & \hline \hline \text { P6OUTcut } \\ & \text { (Input of falling edge) } \end{aligned}$ | - | P6OUTcut <br> (Input of falling edge) | - |

Note: The pulse output pins, where pulse width modulation is to be applied, determine the timer to be used.
(1) 6 pins

RTP0 ${ }_{0}$ to RTP0 ${ }_{3}, \mathrm{RTP}_{10}, \mathrm{RTP}_{1}$ : timer A1
(2) 2 groups of 3 pins

- RTP0 to RTP02: timer A1
- RTP0 ${ }_{3}$, RTP10, RTP1 1 : timer A2
(3) 3 groups of 2 pins
- RTP00, RTP01: timer A1
- RTPO ${ }_{2}, \mathrm{RTPO}_{3}$ : timer A2
- RTP10, RTP1 1 : timer A4

Table 9.1.3 Overview of pulse output port 1

| Operation mode | Pulse mode 0 |  | Pulse mode 1 |  |
| :---: | :---: | :---: | :---: | :---: |
| Pulse output pins | RTP2 ${ }^{2}$ to RTP2 ${ }_{3}$ (P4o to P43) | RTP3o to RTP33 (P44 to P47) | RTP2 ${ }_{0}$ to RTP2 ${ }_{3}$, RTP30, RTP31 (P4o to P45) | $\begin{aligned} & \text { RTP32, RTP3 } \\ & \left(\mathrm{P} 4_{6}, \mathrm{P} 4_{7}\right) \end{aligned}$ |
| Pulse output trigger | Underflow occurrence in timer A5 or Valid edge of signal input to pin RTPTRG1 | Underflow of timer A8 | Underflow of timer A5 or Valid edge of signal input to pin RTPtra1 | Underflow of timer A8 |
| Register where output data is to be set | Pulse output data register 0 (bits 0 to 3) | Pulse output data register 1 (bits 4 to 7) | Pulse output data register 0 (bits 0 to 5) | Pulse output data register 1 <br> (bits 6, 7) |
| Pulse width modulation | Available (timer A6 used) | Not available | Available (Note) (timers A6, A7, A9 used) | Not available |
| Negative pulse output | Available | Available | Available | Not available |
| Pulse-outputcutoff signal input pin | $\overline{\mathrm{P} 40 \mathrm{UT} \text { cut }}$ <br> (Input of falling edge) | - | $\overline{\text { P4OUTcut }}$ <br> (Input of falling edge) | - |

Note: The pulse output pins, where pulse width modulation is to be applied, determine the timer to be used.
(1) 6 pins

RTP2 ${ }_{0}$ to $\mathrm{RTP}_{2}$, RTP30, RTP3 ${ }_{1}$ : timer A6
(2) 2 groups of 3 pins

- RTP2 2 to RTP22: timer A6
- RTP2 ${ }_{3}$, RTP30, RTP31: timer A7
(3) 3 groups of 2 pins
- RTP20, RTP2 1 : timer A6
- RTP22, RTP2 ${ }_{3}$ : timer A7
- RTP30, RTP31: timer A9


## PULSE OUTPUT PORT MODE

### 9.2 Block description of pulse output port 0

### 9.2 Block description of pulse output port 0

Figure 9.2.1 shows the block diagram of pulse output port 0 . Also, the pulse-output-port- 0 -relevant registers are described below.
In pulse output port 0 and three-phase waveform mode, the following registers are used in common: the waveform output mode register (address A616), three-phase output data register 0 (address A816), and threephase output data register 1 (address A9 ${ }_{16}$ ). After pulse output port 0 is set by the waveform output select bits (bits 2 to 0 at address $\mathrm{A} 6_{16}$ ), be sure to set the relevant registers.
Note that, when not using pulse output port 0 and three-phase waveform mode, be sure to fix the waveform output select bits (bits 2 to 0 at address $\mathrm{A} 6{ }_{16}$ ) to " $0000_{2}$."


Fig. 9.2.1 Block diagram of pulse output port 0

## PULSE OUTPUT PORT MODE <br> 9.2 Block description of pulse output port 0

### 9.2.1 Waveform output mode register

Figure 9.2.2 shows the structure of the waveform output mode register (pulse output port 0).

Waveform output mode register (Address A616)


| Bit | Bit name | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Waveform output select bits (Note) | See Table 9.2.1. | 0 | RW |
| 1 |  |  | 0 | RW |
| 2 |  |  | 0 | RW |
| 3 | Pulse output mode select bit | 0 : Pulse mode 0 <br> 1 : Pulse mode 1 | 0 | RW |
| 4 | Pulse width modulation timer select bits | See Table 9.2.2. | 0 | RW |
| 5 |  |  | 0 | RW |
| 6 | Waveform output control bit 0 | When pulse mode 0 is selected, <br> 0 : RTP1 0 to $\mathrm{RTP}_{3}$ : pulse outputs are disabled. <br> 1: RTP1 0 to RTP13: pulse outputs are enabled. When pulse mode 1 is selected, <br> 0: RTP12, RTP13: pulse outputs are disabled. <br> 1: RTP12, RTP1 ${ }_{3}$ : pulse outputs are enabled. | 0 | RW |
| 7 | Waveform output control bit 1 | When pulse mode 0 is selected, <br> 0 : RTPO $0_{0}$ to RTPO $0_{3}$ : pulse outputs are disabled. <br> 1 : RTP0 0 to $\mathrm{RTPO}_{3}$ : pulse outputs are enabled. <br> When pulse mode 1 is selected, <br> 0 : RTP0 0 to $\mathrm{RTPO}_{3}, ~ R T P 1_{0}$, RTP1 $_{1}$ : pulse outputs are disabled. <br> 1 : RTPO ${ }_{0}$ to RTPO ${ }_{3}$ RTP10, RTP1 $1_{1}$ : pulse outputs are enabled. | 0 | RW |

Note: When not using pulse output port 0 and three-phase waveform mode, be sure to fix these bits to " 0002 ."
Fig. 9.2.2 Structure of waveform output mode register (pulse output port 0)

## PULSE OUTPUT PORT MODE

### 9.2 Block description of pulse output port 0

(1) Waveform output select bits (bits 2 to 0 )

These bits are used to select whether a pin serves as a programmable I/O port pin or a pulse output pin. Table 9.2.1 lists the functions of the waveform output select bits.

Table 9.2.1 Functions of waveform output select bits

| b2 b1 b0 | 000 | 001 | 010 | 011 |
| :---: | :---: | :---: | :---: | :---: |
| Pulse mode 0 (Note) | $\left.\begin{array}{l}\mathrm{P} 6_{7} / \mathrm{RTP}_{3} \\ \mathrm{P} 6_{6} / \mathrm{RTP}_{2} \\ \mathrm{P} 6_{5} / \mathrm{RTP}_{1} / \mathrm{R}_{1} \\ \mathrm{P} 6_{4} / \mathrm{RTP}_{0} \\ \mathrm{P} 6_{3} / \mathrm{RTP}_{3} \\ \mathrm{P} 6_{2} / \mathrm{RTP}_{2} \\ \mathrm{P} 6_{1} / \mathrm{RTP}_{1} \\ \mathrm{P} 6_{0} / \mathrm{RTP}_{0}\end{array}\right\}$ Port | $\left.\begin{array}{l}\mathrm{P} 6_{7} / \mathrm{RTP}_{3} \\ \mathrm{P} 6_{6} / \mathrm{RTP}_{2} \\ \mathrm{P} 6_{5} / \mathrm{RTP}_{1}{ }_{1} \\ \mathrm{P} 6_{4} / \mathrm{RTP}_{0}\end{array}\right\}$ Port $\left.\begin{array}{l}\mathrm{P} 6_{3} / \mathrm{RTPO}_{3} \\ \mathrm{P} 6_{2} / \mathrm{RTPO}_{2} \\ \mathrm{P} 6_{1} / \mathrm{RTPO}_{1} \\ \mathrm{P} 6_{0} / \mathrm{RTP}_{0}\end{array}\right\}$ RTP |  |  |
| Pulse mode 1 (Note) | $\left.\begin{array}{l}\text { P67/RTP } 1_{3} \\ \text { P6 } 6 / \text { RTP }_{2}\end{array}\right\}$ Port | $\left.\begin{array}{l}\begin{array}{l}\text { P67/RTP1 } \\ \text { P6 }\end{array} \text { R }_{2} \mathrm{RTP}_{2}\end{array}\right\}$ Port | $\left.\begin{array}{l}\begin{array}{l}\mathrm{P} 6_{7} / \mathrm{RTP}_{1} \\ \mathrm{P} 6_{6} / \mathrm{RTP}_{2}\end{array} \\ \mathrm{P} 6_{5} / \mathrm{RTP}_{1} \\ \mathrm{P}_{6} / \mathrm{RTP}_{1} \\ \mathrm{P}_{3} / \mathrm{RTPO}_{3} \\ \mathrm{P} 6_{2} / \mathrm{RTPO}_{2} \\ \mathrm{P} 6_{1} / \mathrm{RTPO}_{1} \\ \mathrm{P} 6_{0} / \mathrm{RTPO}_{0}\end{array}\right\}$ Port |  |

Port: This serves as a programmable I/O port pin or timer I/O pin.
RTP: This serves as a pulse output pin regardless of the contents of the corresponding port direction register.
Note: This is selected by the pulse output mode select bit (bit 3 at address A616).
(2) Pulse output mode select bit (bit 3)

This bit is used to select the operation mode of pulse output port 0 : pulse mode 0 or pulse mode 1 .
(3) Pulse width modulation timer select bits (bits 5 and 4)

These bits are used to select the type of the pulse width modulation of pulse output port 0. Table 9.2.2 lists the functions of the pulse width modulation timer select bits.

Table 9.2.2 Functions of pulse width modulation timer select bits

| b5 b4 | 00 | 01 | 10 | 11 |
| :---: | :---: | :---: | :---: | :---: |
| Pulse mode 0 <br> (Note 1) | $\left.\begin{array}{l}\mathrm{P}_{3} / \mathrm{RTPO}_{3} \\ \mathrm{P} 6_{2} / \mathrm{RTPO}_{2} \\ \mathrm{P} 6_{1} / \mathrm{RTPO}_{1} \\ \mathrm{P} 6_{0} / \mathrm{RTPO}_{0}\end{array}\right\}$ Timer A1 | Do not select. | Do not select. | Do not select. |
| Pulse mode 1 <br> (Note 2) | $\left.\begin{array}{l}\text { P6 } 6_{5} / \mathrm{RTP}_{1} \\ \mathrm{P} 6_{4} / \mathrm{RTP}_{1} \\ \mathrm{P}_{3} / \mathrm{RTPO}_{3} \\ \mathrm{P} 6_{2} / \mathrm{RTPO}_{2} \\ \mathrm{P} 6_{1} / \mathrm{RTPO}_{1} \\ \mathrm{P} 6_{0} / \mathrm{RTPO}_{0}\end{array}\right\}$ Timer A1 |  | $\left.\begin{array}{l} \mathrm{P} 6_{5} / \mathrm{RTP}_{1} 1_{1} \\ \mathrm{P}_{4} / \mathrm{RTP}_{0} \end{array}\right\} \text { Timer A4 }$ | Do not select. |

Note 1: The pulse width modulation cannot be applied to pins RTP1o to RTP1 ${ }_{3}$.
2: The pulse width modulation cannot be applied to pins RTP12 and RTP13.

## PULSE OUTPUT PORT MODE

### 9.2 Block description of pulse output port 0

(4) Waveform output control bits 1, 0 (bits 7, 6)

These bits are used to control the waveform output of pulse output port 0 . Table 9.2 .3 lists the functions of waveform output control bits 1,0 .
When a falling edge is input to pin P6OUTcut, waveform output control bit 1 (bit 7) becomes "0." (See Table 9.2.7.)

Table 9.2.3 Functions of waveform output control bits 1,0


## PULSE OUTPUT PORT MODE

### 9.2 Block description of pulse output port 0

### 9.2.2 Three-phase output data registers 0 , 1

Figure 9.2 .3 shows the structures of three-phase output data registers 0,1 (pulse output port 0 ).

Three-phase output data register 0 (Address A816)


| Bit | Bit name | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | RTP0。 pulse output data bit | 0 : "L" level output 1 : "H" level output | 0 | RW |
| 1 | RTP01 pulse output data bit |  | 0 | RW |
| 2 | RTP02 pulse output data bit |  | 0 | RW |
| 3 | $\mathrm{RTPO}_{3}$ pulse output data bit |  | 0 | RW |
| 4 | RTP1o pulse output data bit (Valid in pulse mode 1.) (Note) |  | 0 | RW |
| 5 | RTP1, pulse output data bit (Valid in pulse mode 1.) (Note) |  | 0 | RW |
| 7, 6 | Pulse output trigger select bits | b7 b6 <br> 00 : Underflow of timer A0 <br> 01 : Falling edge of input signal to pin RTPTRgo <br> 10 : Rising edge of input signal to pin RTPtrgo <br> 11 : Both falling and rising edges of input signal to pin RTPtrgo | 0 | RW |

Note: Invalid in pulse mode 0.

Three-phase output data register 1 (Address A916)


| Bit | Bit name | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Pulse width modulation enable bit 0 | 0 : No pulse width modulation by timer A1 <br> 1 : Pulse width modulation by timer A1 | 0 | RW |
| 1 | Pulse width modulation enable bit 1 | 0 : No pulse width modulation by timer A2 <br> 1 : Pulse width modulation by timer A2 | 0 | RW |
| 2 | Pulse width modulation enable bit 2 | 0 : No pulse width modulation by timer A4 <br> 1 : Pulse width modulation by timer A4 | 0 | RW |
| 3 | Pulse output polarity select bit | 0 : Positive <br> 1 : Negative | 0 | RW |
| 4 | RTP1。 pulse output data bit (Valid in pulse mode 0) (Note) | 0 : "L" level output <br> 1 : "H" level output | 0 | RW |
| 5 | RTP1 1 pulse output data bit (Valid in pulse mode 0) (Note) |  | 0 | RW |
| 6 | RTP12 ${ }_{2}$ pulse output data bit |  | 0 | RW |
| 7 | RTP1 ${ }_{3}$ pulse output data bit |  | 0 | RW |

Note: Invalid in pulse mode 1.

Fig. 9.2.3 Structures of three-phase output data registers 0,1 (pulse output port 0 )

## PULSE OUTPUT PORT MODE <br> 9.2 Block description of pulse output port 0

(1) RTPO to $\mathrm{RTPO}_{3}$ pulse output data bits (bits 0 to 3 at address $\mathrm{A} 8_{16}$ )

Each time when a pulse output trigger is generated, the contents written to these bits are output from the corresponding pulse output pins (Note). The pulse output trigger can be selected by the pulse output trigger select bits (bits 7, 6 at address A816).
(2) RTP10, RTP1 1 pulse output data bits (bits 4, 5 at address A816)

These bits are valid in pulse mode 1.
Each time when a pulse output trigger is generated, the contents written to these bits are output from the corresponding pulse output pins (Note). The pulse output trigger can be selected by the pulse output trigger select bits (bits 7, 6 at address A816).
These bits are invalid in pulse mode 0 .
(3) Pulse output trigger select bits (bits 7,6 at address $A 8{ }_{16}$ )

The pulse output trigger can be selected from an internal trigger and an external trigger. When using an external trigger (input signal to pin RTP $_{\text {tRgo }}$ ), be sure to clear the port P5 direction register's bit, corresponding to port $\mathrm{P} 5_{3}$ pin, in order to set this port $\mathrm{P} 5_{3}$ pin for the input mode.
(4) Pulse width modulation enable bits 0 to 2 (bits 0 to 2 at Address A916)

These bits are used to select the pins, where the pulse width modulation is to be applied. Synchronous with a pulse output trigger, the contents of these bits become valid. Table 9.2.4 lists the pulse-width-modulation-relevant bits.
(5) Pulse output polarity select bit (bit 3 at address A916)

When this bit = " 0 ," the data corresponding to the contents which have been set in the RTPOo to $\mathrm{RTP}_{3}, \mathrm{RTP}_{10}$ to RTP1 $1_{3}$ pulse output data bits are output from pins RTP0 to RTP03, RTP10 to RTP1 ${ }_{3}$. When this bit = "1," the contents which have been set in the RTP0。 to RTP03, RTP1o to RTP13 pulse output data bits are reversed (in other words, pulses with the negative polarity are generated here.); and then, these pulses with the negative polarity are output from pins RTP0 to RTPO $0_{3}$ RTP1。 to RTP13.
Note that, in pulse mode 1, the pulses with the negative polarity are not output from pins RTP12 and RTP13.
(6) RTP10, RTP1 1 pulse output data bits (bits 4, 5 at address A916)

These bits are valid in pulse mode 0.
Each time when an underflow occurs in timer A3, the contents which have been written to these bits are output from the corresponding pulse output pins (Note).
These bits are invalid in pulse mode 1.
(7) RTP12, RTP13 pulse output data bits (bits 6, 7 at address A916)

Each time when an underflow occurs in timer A3, the contents which have been written to these bits are output from the corresponding pulse output pins (Note).

Note: The output level at a pulse output pin is undefined in the period from when data is written to these bits until the first occurrence of a pulse output trigger. If it is necessary to avoid this state, perform "Processing of avoiding undefined output before starting pulse output" in Figure 9.4.2.

## PULSE OUTPUT PORT MODE

### 9.2 Block description of pulse output port 0

Table 9.2.4 Pulse-width-modulation-relevant bits

| Pulse output pins where pulse width modulation is to be applied (Timers used for pulse width modulation) |  |  | Pulse width modulation timer select bits (bits 5, 4 at address A616) | Pulse width modulation enable bit 2 (bit 2 at address A916) | Pulse width modulation enable bit 1 (bit 1 at address A916) | Pulse width modulation enable bit 0 (bit 0 at address $\mathrm{A9}_{16}$ ) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pulse mode 0 | 4 pins | $\mathrm{RTPO}_{3}$ to RTPO (Timer A1) | 00 | $\times$ | $\times$ | 1 |
| Pulse mode 1 | 6 pins | RTP1 1, RTP10, $\mathrm{RTPO}_{3}$ to RTP0 (Timer A1) | 00 | $\times$ | $\times$ | 1 |
|  | In a unit of | RTP1 ${ }_{1}$, RTP10, RTPO <br> (Timer A2) | 01 | $\times$ | 1 | $\times$ |
|  |  | $\mathrm{RTPO}_{2}$ to RTP0 (Timer A1) |  | $\times$ | $\times$ | 1 |
|  | In a unit of 2 pins | RTP1 ${ }_{1}$, RTP10 (Timer A4) | 10 | 1 | $\times$ | $\times$ |
|  |  | $\mathrm{RTPO}_{3}, \mathrm{RTPO}_{2}$ (Timer A2) |  | $\times$ | 1 | $\times$ |
|  |  | RTP01, RTP00 (Timer A1) |  | $\times$ | $\times$ | 1 |

$X$ : It may be either " 0 " or " 1 ."

## PULSE OUTPUT PORT MODE

### 9.2 Block description of pulse output port 0

### 9.2.3 Port P5 direction register

The pulse output trigger input pin is multiplexed with port P 53 pin.
When using pin $\mathrm{P}_{3} / \mathrm{RTP}_{\text {trgo }}$ as a pulse output trigger input pin, be sure to clear the port P5 direction register's bit, corresponding to port P 53 pin, in order to set this port P 53 pin for the input mode.
Figure 9.2.4 shows the relationship between port P5 direction register and a pulse output trigger input pin.

Port P5 direcition register (Address $\mathrm{D}_{16}$ )


| Bit | Corresponding pin | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Nothing is assigned. |  | Undefined | - |
| 1 | Pin $\mathrm{INT}_{1}$ | 0 : Input mode <br> 1 : Output mode <br> When using this pin as a pulse output trigger input pin, be sure to clear the corresponding bit to " 0 ." | 0 | RW |
| 2 | Pin $\overline{\mathrm{NT}_{2} / \mathrm{RTP}_{\text {tra }} 1}$ |  | 0 | RW |
| 3 | Pin RTPTRG0 (Pin $\overline{\mathrm{NTT}_{3}}$ ) |  | 0 | RW |
| 4 | Nothing is assigned. |  | Undefined | - |
| 5 |  | 0 : Input mode <br> 1 : Output mode | 0 | RW |
| 6 | Pin $\overline{\mathrm{NT}_{6} / \text { /B1ı1s/IDV }}$ |  | 0 | RW |
| 7 | Pin INT7/TB2ı//IDU |  | 0 | RW |

Note: ( ) shows the I/O pin of another internal peripheral device which is multiplexed.

Fig. 9.2.4 Relationship between port P5 direction register and pulse output trigger input pin

## PULSE OUTPUT PORT MODE

### 9.2 Block description of pulse output port 0

### 9.2.4 Timers A0 to A4

Timers A0 and A3 are used as control registers; each generates a pulse output trigger. When using timers A0 and A3, be sure to use them in the timer mode. (Refer to section "7.3 Timer mode.")
When performing the pulse width modulation, be sure to use timers A1, A2, A4 in the pulse width modulation mode. (Refer to section "7.6 Pulse width modulation (PWM) mode.") Note that, from pin P2o/TA4out, a PWM pulse by timer A4 is output. When it is unnecessary to output a PWM pulse, be sure to clear bit 2 of the timer A4 mode register (address 5A16) to " 0 ." At this time, pin P 20 can be used as a programmable I/O port pin.
Figure 9.2.5 shows the structure of the timer A0 and A3 mode registers (pulse output port 0); Figure 9.2.6 shows the structures of the timer A1, A2, A4 mode registers (pulse output port 0 with pulse width modulation used).

Timer A0 mode register (Address $56{ }_{16}$ )
Timer A3 mode register (Address 5916)


| Bit | Bit name | Functions | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Fix these bits to "000000" in the pulse output port mode. |  | 0 | RW |
| 1 |  |  | 0 | RW |
| 2 |  |  | 0 | RW |
| 3 |  |  | 0 | RW |
| 4 |  |  | 0 | RW |
| 5 |  |  | 0 | RW |
| 6 | Count source select bits | See Table 7.2.3. | 0 | RW |
| 7 |  |  | 0 | RW |

Fig. 9.2.5 Structure of timer A0 and A3 mode registers (pulse output port 0 )

## PULSE OUTPUT PORT MODE

Timer A1 mode register (Address 5716)
Timer A2 mode register (Address 5816)


| Bit | Bit name | Functions | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Fix these bits to "000112" in the pulse output port mode. |  | 0 | RW |
| 1 |  |  | 0 | RW |
| 2 |  |  | 0 | RW |
| 3 |  |  | 0 | RW |
| 4 |  |  | 0 | RW |
| 5 | 16/8-bit PWM mode select bit | $0: 16$-bit pulse width modulator 1:8-bit pulse width modulator | 0 | RW |
| 6 | Count source select bits | See Table 7.2.3. | 0 | RW |
| 7 |  |  | 0 | RW |

Timer A4 mode register (Address 5 $\mathrm{A}_{16}$ )


| Bit | Bit name | Functions | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Fix these bits to "112" in the pulse output port mode. |  | 0 | RW |
| 1 |  |  | 0 | RW |
| 2 | Pulse output function select bit | 0 : No pulse output (TA4out pin functions as a programmable I/O port pin.) <br> 1 : Pulse output <br> (TA4out pin functions as a PWM pulse output pin.) | 0 | RW |
| 3 | Fix these bits to " 002 " in the pulse output port mode. |  | 0 | RW |
| 4 |  |  | 0 | RW |
| 5 | 16/8-bit PWM mode select bit | $0: 16$-bit pulse width modulator 1:8-bit pulse width modulator | 0 | RW |
| 6 | Count source select bits | See Table 7.2.3. | 0 | RW |
| 7 |  |  | 0 | RW |

Fig. 9.2.6 Structures of timer A1, A2, A4 mode registers (pulse output port 0 with pulse width modulation used)

## PULSE OUTPUT PORT MODE

### 9.2 Block description of pulse output port 0

### 9.2.5 Pin P6OUTcut (pulse-output-cutoff signal input pin)

When a falling edge is input to pin P6OUTcuT, the waveform output control bit 1 (bit 7 at address A616) becomes " 0 " and the pulse output pins enter the floating state. (In other words, pulse output becomes disabled.) The pulse output pins where pulse output is to be inactive depend on the pulse output mode.

- Pulse mode 0: RTPOo to RTPO
- Pulse mode 1: RTP0 to RTP0 ${ }_{3}$, RTP10, RTP1 ${ }_{1}$

When restarting pulse output after the pulse output becomes inactive, be sure to return the input level at pin P6OUTcut to "H" level; and then, be sure to set the waveform output control bit 1 to " 1 ." When the input level at pin P6OUTcut is "L" level, the waveform output control bit 1 cannot be "1."
Also, at this time, bits 0 through 7 of the port P6 direction register (address 1016) become "000000002." (Refer to section "5.2.4 Pin P6OUTcut/INT4.") Therefore, if it is necessary to switch port pins P6o through P 67 to port output pins, be sure to do as follows:
(1) Return the input level at pin P6OUTcut to "H" level.
(2) Write data to the port P6 register (address $\mathrm{E}_{16}$ )'s bits, corresponding to the port P6 pins which will output data.
(3) Set the port P6 direction register's bits, corresponding to the port P6 pins in (2), to "1" in order to set these port pins to the output mode.

When the input level at pin P6OUTcut is "L" level, no bit of the port P6 direction register can be "1." Figure 9.2.7 shows the relationship between the $\overline{\text { P6OUTcut }}$ input, waveform output control bit 1, and pulse output pin.
Note that, when not making the pulse output inactive by using pin P6OUTcuT, be sure to connect pin $\overline{\text { P6OUTcut to Vcc via a resistor. }}$

(1) When the pulse output port mode is selected, the pulse outpit pins become floating.
(2) The pulse is output by writing of " 1 " with the input level at pin P6OUTcut $=$ "H."
(3) When a falling edge is input to pin P6OUTcut, this bit becomes "0."

Fig. 9.2.7 Relationship between $\overline{\text { P6OUTcut }}$ input, waveform output control bit 1, and pulse output pin

## PULSE OUTPUT PORT MODE

### 9.3 Block description of pulse output port 1

### 9.3 Block description of pulse output port 1

Figure 9.3.1 shows the block diagram of pulse output port 1. Also, the pulse-output-port-1-relevant registers are described below.
After pulse output port 1 is set by the waveform output select bits (bits 2 to 0 at address $A 0_{16}$ ), be sure to set the relevant registers.
Note that, when not using pulse output port 1, be sure to fix the waveform output select bits (bits 2 to 0 at address $\mathrm{A} 0_{16}$ ) to " 0002 ."


Fig. 9.3.1 Block diagram of pulse output port 1

## PULSE OUTPUT PORT MODE

### 9.3 Block description of pulse output port 1

### 9.3.1 Pluse output control register

Figure 9.3 .2 shows the structure of the pluse output control register.

Pluse output control register (Address $\mathrm{A}^{16}$ )


| Bit | Bit name | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Waveform output select bits (Note) | See Table 9.3.1. | 0 | RW |
| 1 |  |  | 0 | RW |
| 2 |  |  | 0 | RW |
| 3 | Pulse output mode select bit | 0 : Pulse mode 0 <br> 1 : Pulse mode 1 | 0 | RW |
| 4 | Pulse width modulation timer select bits | See Table 9.3.2. | 0 | RW |
| 5 |  |  | 0 | RW |
| 6 | Waveform output control bit 0 | When pulse mode 0 is selected, <br> 0: RTP3 ${ }^{\text {to }} \mathrm{RTP}_{3}$ : pulse outputs are disabled. <br> 1: $R T P 3$ o to $\mathrm{RTP}_{3}$ : pulse outputs are enabled. When pulse mode 1 is selected, <br> 0: RTP32, RTP33: pulse outputs are disabled. <br> 1: RTP32, RTP33: pulse outputs are enabled. | 0 | RW |
| 7 | Waveform output control bit 1 | When pulse mode 0 is selected, <br> 0 : RTP2o to RTP2 $2_{3}$ : pulse outputs are disabled. <br> 1 : RTP2 ${ }^{0}$ to RTP23: pulse outputs are enabled. <br> When pulse mode 1 is selected, <br> 0 : RTP2 2 to RTP2 ${ }_{3}$, RTP30, RTP3 1 : pulse outputs are disabled. <br> 1 : RTP2 ${ }_{2}$ to RTP2 ${ }_{3}$ RTP30, RTP31: pulse outputs are enabled. | 0 | RW |

Note: When not using pulse output port 1 , be sure to fix these bits to "0002."

Fig. 9.3.2 Structure of pluse output control register

## PULSE OUTPUT PORT MODE

### 9.3 Block description of pulse output port 1

(1) Waveform output select bits (bits 2 to 0 )

These bits are used to select whether a pin serves as a programmable I/O port pin or a pulse output pin. Table 9.3.1 lists the functions of the waveform output select bits.

Table 9.3.1 Functions of waveform output select bits

| b2 b1 b0 | 000 | 001 | 010 | 011 |
| :---: | :---: | :---: | :---: | :---: |
| Pulse mode 0 (Note) | $\left.\begin{array}{l}\mathrm{P}_{4} / \mathrm{RTP}_{3} \\ \mathrm{P}_{6} / \mathrm{RTP}_{2} \\ \mathrm{P}_{5} / \mathrm{RTP}_{1} \\ \mathrm{P}_{4} / \mathrm{RTP}_{0}\end{array}\right\}$ Port | $\left.\begin{array}{l}\mathrm{P}_{4} / \mathrm{RTP}_{3} \\ \mathrm{P}_{6} / \mathrm{RTP}_{2} \\ \mathrm{P}_{4} / \mathrm{RTP}_{1} \\ \mathrm{P}_{4} / \mathrm{RTP}_{3}\end{array} \mathrm{P}^{\mathrm{P} 4_{3} / \mathrm{RTP}_{3}} \begin{array}{l}\mathrm{P} 4_{2} / \mathrm{RTP}_{2} \\ \mathrm{P}_{4} / \mathrm{RTP}_{1} \\ \mathrm{P} 4_{0} / \mathrm{RTP}_{0}\end{array}\right\}$ Port | $\left.\begin{array}{l}\mathrm{P}_{4} / \mathrm{RTP}_{3} \\ \mathrm{P}_{6} / \mathrm{RTP}_{2} \\ \mathrm{P}_{5} / \mathrm{RTP}_{1} \\ \mathrm{P} 4_{4} / \mathrm{RTP}_{0}\end{array}\right\}$ RTP | $\left.\begin{array}{l}\mathrm{P}_{4} / \mathrm{RTP}_{3} \\ \mathrm{P}_{6} / \mathrm{RTP}_{2} \\ \mathrm{P}_{4} / \mathrm{RTP}_{1} \\ \mathrm{P}_{4} / \mathrm{RTP}_{3}\end{array}\right\}$ RTP |
| Pulse mode 1 (Note) | $\left.\begin{array}{l}\mathrm{P}_{4} / \mathrm{RTP}_{3} \\ \mathrm{P}_{6} / \mathrm{RTP}_{2} \\ \mathrm{P}_{4} / \mathrm{RTP}_{1} \\ \mathrm{P}_{4} / \mathrm{RTP}_{0} \\ \mathrm{P}_{3} / \mathrm{RTP}_{3} \\ \mathrm{P}_{2} / \mathrm{RTP}_{2} \\ \mathrm{P} 4_{1} / \mathrm{RTP}_{1} \\ \mathrm{P} 4_{0} / \mathrm{RTP}_{2}\end{array}\right\}$ Port | $\left.\begin{array}{l}\mathrm{P} 4_{7} / \mathrm{RTP}_{3} \\ \mathrm{P} 4_{6} / \mathrm{RTP}_{2} \\ \mathrm{P}_{2} / \mathrm{RTP}_{1} \\ \mathrm{P} 4_{4} / \mathrm{RTP}_{0} \\ \mathrm{P} 4_{3} / \mathrm{RTP}_{3} \\ \mathrm{P}_{2} / \mathrm{RTP}_{2} \\ \mathrm{P}_{1} / \mathrm{RTP}_{1} \\ \mathrm{P} 4_{0} / \mathrm{RTP}_{2}\end{array}\right\}$ Port | $\left.\begin{array}{l}\mathrm{P} 4_{7} / \mathrm{RTP}_{3} \\ \mathrm{P}_{6} / \mathrm{RTP}_{2} \\ \mathrm{P}_{5} / \mathrm{RTP}_{1} \\ \mathrm{P} 4_{4} / \mathrm{RTP}_{0} \\ \mathrm{P} 4_{3} / \mathrm{RTP}_{3} \\ \mathrm{P}_{2} / \mathrm{RTP}_{2} \\ \mathrm{P} 4_{1} / \mathrm{RTP}_{1} \\ \mathrm{P} 4_{0} / \mathrm{RTP}_{2}\end{array}\right\}$ RTP | $\left.\begin{array}{l}\mathrm{P}_{4} / \mathrm{RTP}_{3} \\ \mathrm{P} 4_{6} / \mathrm{RTP}_{2} \\ \mathrm{P} 4_{5} / \mathrm{RTP}_{1} \\ \mathrm{P} 4_{4} / \mathrm{RTP}_{0} \\ \mathrm{P} 4_{3} / \mathrm{RTP}_{3} \\ \mathrm{P}_{2} / \mathrm{RTP}_{2} \\ \mathrm{P} 4_{1} / \mathrm{RTP}_{1} \\ \mathrm{P} 4_{0} / \mathrm{RTP}_{2}\end{array}\right\} \mathrm{RTP}$ |

Port: This serves as a programmable I/O port pin or timer I/O pin.
RTP: This serves as a pulse output pin regardless of the contents of the corresponding port direction register.
Note: This is selected by the pulse output mode select bit (bit 3 at address $\mathrm{A}_{16}$ ).
(2) Pulse output mode select bit (bit 3)

This bit is used to select the operation mode of pulse output port 1: pulse mode 0 or pulse mode 1.
(3) Pulse width modulation timer select bits (bits 5 and 4)

These bits are used to select the type of the pulse width modulation of pulse output port 1. Table 9.3.2 lists the functions of the pulse width modulation timer select bits.

Table 9.3.2 Functions of pulse width modulation timer select bits

| b5 b4 | 00 | 01 | 10 | 11 |
| :---: | :---: | :---: | :---: | :---: |
| Pulse mode 0 <br> (Note 1) | $\left.\begin{array}{l} \mathrm{P}_{4} / \mathrm{RTP}_{2} \\ \mathrm{P}_{2} / \mathrm{RTP}_{2} \\ \mathrm{P} 4_{1} / \mathrm{RTP}_{1} \\ \mathrm{P} 4_{0} / \mathrm{RTP}_{2} \end{array}\right\} \text { Timer A6 }$ | Do not select. | Do not select. | Do not select. |
| Pulse mode 1 <br> (Note 2) | $\left.\begin{array}{l} \mathrm{P} 45^{5} / \mathrm{RTP}_{1} \\ \mathrm{P} 4_{4} / \mathrm{RTP}_{0} \\ \mathrm{P} 4_{3} / \mathrm{RTP}_{3} \\ \mathrm{P} 4_{2} / \mathrm{RTP}_{2} \\ \mathrm{P} 4_{1} / \mathrm{RTP}_{1} \\ \mathrm{P} 4_{0} / \mathrm{RTP}_{2} \end{array}\right\} \text { Timer A6 }$ | $\left.\begin{array}{l} \mathrm{P}_{4} / \mathrm{RTP}_{1} \\ \mathrm{P}_{4} / \mathrm{RTP}_{0} \\ \mathrm{P}_{3} / \mathrm{RTP}_{3} \\ \mathrm{P} 4_{2} / \mathrm{RTP}_{2} \\ \mathrm{P}_{4} / \mathrm{RTP}_{1} \\ \mathrm{P} 4_{0} / \mathrm{RTP}_{2} \end{array}\right\} \text { Timer A4 }$ | $\mathrm{P}_{5} / \mathrm{RTP}_{1}{ }_{1}$ $\mathrm{P}_{4} / \mathrm{RTP}_{0}$ $\mathrm{P}_{4} / \mathrm{RTP}_{3}$ $\mathrm{P}_{2} / \mathrm{RTP}_{2}$ Timer A9 $^{\text {Pimer A7 }}$ | Do not select. |

Note 1: The pulse width modulation cannot be applied to pins RTP3 to RTP3 ${ }_{3}$.
2: The pulse width modulation cannot be applied to pins RTP32 and RTP3 ${ }_{3}$.

## PULSE OUTPUT PORT MODE

### 9.3 Block description of pulse output port 1

(4) Waveform output control bits $\mathbf{1 , 0} 0$ (bits 7, 6)

These bits are used to control the waveform output of pulse output port 1. Table 9.3.3 lists the functions of waveform output control bits 1,0 .
When a falling edge is input to pin P4OUTcut, waveform output control bit 1 (bit 7 ) becomes " 0 ." (See Table 9.3.7.)

Table 9.3.3 Functions of waveform output control bits 1,0


### 9.3.2 Pulse output data registers 0,1

Figure 9.3 .3 shows the structures of pulse output data registers 0,1 .


Fig. 9.3.3 Structures of pulse output data registers 0,1

### 9.3 Block description of pulse output port 1

(1) RTP2 ${ }_{0}$ to $\mathrm{RTP}_{2}$ pulse output data bits (bits 0 to 3 at address A216)

Each time when a pulse output trigger is generated, the contents written to these bits are output from the corresponding pulse output pins (Note). The pulse output trigger can be selected by the pulse output trigger select bits (bits 7, 6 at address A216).
(2) RTP30, RTP31 pulse output data bits (bits 4, 5 at address A2 ${ }_{16}$ ) These bits are valid in pulse mode 1.
Each time when a pulse output trigger is generated, the contents written to these bits are output from the corresponding pulse output pins (Note). The pulse output trigger can be selected by the pulse output trigger select bits (bits 7, 6 at address $\mathrm{A}{ }^{16}$ ).
These bits are invalid in pulse mode 0.
(3) Pulse output trigger select bits (bits 7, 6 at address A216)

The pulse output trigger can be selected from an internal trigger and an external trigger. When using an external trigger (input signal to pin RTPTRG1), be sure to clear the port P5 direction register's bit, corresponding to port P52 pin, in order to set this port P52 pin for the input mode.
(4) Pulse width modulation enable bits 0 to 2 (bits 0 to 2 at Address A416)

These bits are used to select the pins, where the pulse width modulation is to be applied. Synchronous with a pulse output trigger, the contents of these bits become valid. Table 9.3.4 lists the pulse-width-modulation-relevant bits.
(5) Pulse output polarity select bit (bit 3 at address A416)

When this bit = "0," the data corresponding to the contents which have been set in the RTP 20 to RTP2 ${ }_{3}, ~ R T P 3$ to RTP3 $3_{3}$ pulse output data bits are output from pins RTP2 to RTP2 ${ }_{3}, ~ R T P 3_{0}$ to RTP3 ${ }_{3}$. When this bit = "1," the contents which have been set in the RTP $2_{0}$ to RTP2 ${ }_{3}$, RTP3 $_{0}$ to RTP3 $3_{3}$ pulse output data bits are reversed (in other words, pulses with the negative polarity are generated here.); and then, these pulses with the negative polarity are output from pins RTP $2_{0}$ to RTP $2_{3}, \operatorname{RTP} 3_{0}$ to RTP3 ${ }_{3}$.
Note that, in pulse mode 1, the pulses with the negative polarity are not output from pins RTP3 ${ }_{2}$ and RTP3 $3_{3}$.
(6) RTP30, RTP3 ${ }_{1}$ pulse output data bits (bits 4, 5 at address A416)

These bits are valid in pulse mode 0.
Each time when an underflow occurs in timer A8, the contents which have been written to these bits are output from the corresponding pulse output pins (Note).
These bits are invalid in pulse mode 1.
(7) $\mathrm{RTP}_{2}$, RTP3 $_{3}$ pulse output data bits (bits 6, 7 at address $\mathrm{A}_{16}$ )

Each time when an underflow occurs in timer A8, the contents which have been written to these bits are output from the corresponding pulse output pins (Note).

Note: The output level at a pulse output pin is undefined in the period from when data is written to these bits until the first occurrence of a pulse output trigger. If it is necessary to avoid this state, perform "Processing of avoiding undefined output before starting pulse output" in Figure 9.4.2.

### 9.3 Block description of pulse output port 1

Table 9.3.4 Pulse-width-modulation-relevant bits

| Pulse output pins where pulse width modulation is to be applied (Timers used for pulse width modulation) |  |  | Pulse width modulation timer select bits (bits 5, 4 at address $\mathrm{AO}_{16}$ ) | Pulse width modulation enable bit 2 (bit 2 at address $\mathrm{A}_{16}$ ) | Pulse width modulation enable bit 1 (bit 1 at address A416) | Pulse width modulation enable bit 0 (bit 0 at address $\mathrm{A}_{416}$ ) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pulse mode 0 | 4 pins | $\mathrm{RTP}_{3}$ to RTP2。 (Timer A6) | 00 | $\times$ | $\times$ | 1 |
| Pulse mode 1 | 6 pins | RTP3 ${ }_{1}, ~ R T P 3_{0}$, RTP2 ${ }^{2}$ to RTP2o (Timer A6) | 00 | $\times$ | $\times$ | 1 |
|  | In a unit of 3 pins | RTP3 ${ }_{1}$ RTP3 ${ }_{0}$, $\mathrm{RTP}_{3}$ <br> (Timer A7) | 01 | $\times$ | 1 | $\times$ |
|  |  | RTP2 2 to RTP2o <br> (Timer A6) |  | $\times$ | $\times$ | 1 |
|  | In a unit of 2 pins | RTP31, RTP30 (Timer A9) | 10 | 1 | $\times$ | $\times$ |
|  |  | RTP2 ${ }_{2}$ RTP2 2 (Timer A7) |  | $\times$ | 1 | $\times$ |
|  |  | RTP2 ${ }_{1,}$ RTP2 ${ }_{0}$ (Timer A6) |  | $\times$ | $\times$ | 1 |

$X$ : It may be either " 0 " or " 1 ."

## PULSE OUTPUT PORT MODE

### 9.3 Block description of pulse output port 1

### 9.3.3 Port P5 direction register

The pulse output trigger input pin is multiplexed with port P52 pin.
When using pin $\mathrm{P}_{2} /$ RTP $_{\text {trg }}$ as a pulse output trigger input pin, be sure to clear the port P5 direction register's bit, corresponding to port P52 pin, in order to set this port P52 pin for the input mode.
Figure 9.3.4 shows the relationship between port P5 direction register and a pulse output trigger input pin.

Port P5 direcition register (Address $\mathrm{D}_{16}$ )


| Bit | Corresponding pin | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Nothing is assigned. |  | Undefined | - |
| 1 | Pin $\mathrm{INT}_{1}$ | 0 : Input mode <br> 1 : Output mode <br> When using this pin as a pulse output trigger input pin, be sure to clear the corresponding bit to " 0 ." | 0 | RW |
| 2 | Pin RTPTRG1 ${ }^{\text {(Pin }} \overline{\mathrm{INT}_{2}}$ ) |  | 0 | RW |
| 3 | Pin $\overline{\mathrm{NT}_{3} / \mathrm{RTP}_{\text {TRGo }}}$ |  | 0 | RW |
| 4 | Nothing is assigned. |  | Undefined | - |
| 5 |  | 0 : Input mode <br> 1 : Output mode | 0 | RW |
| 6 | Pin $\overline{\mathrm{NT}_{6} / \mathrm{TB} 1{ }_{1 N} / \mathrm{IDV}}$ |  | 0 | RW |
| 7 | Pin INT7/TB2in/IDU |  | 0 | RW |

Note: ( ) shows the I/O pin of another internal peripheral device which is multiplexed.

Fig. 9.3.4 Relationship between port P5 direction register and pulse output trigger input pin

# PULSE OUTPUT PORT MODE 

### 9.3 Block description of pulse output port 1

### 9.3.4 Timers A5 to A9

Timers A5 and A8 are used as control registers; each generates a pulse output trigger. When using timers A5 and A8, be sure to use them in the timer mode. (Refer to section "7.3 Timer mode.")
When performing the pulse width modulation, be sure to use timers A6, A7, A9 in the pulse width modulation mode. (Refer to section "7.6 Pulse width modulation (PWM) mode.") Note that, from pin P22/TA9out, a PWM pulse by timer A9 is output. When it is unnecessary to output a PWM pulse, be sure to clear bit 2 of the timer A9 mode register (address DA16) to " 0 ." At this time, pin P 22 can be used as a programmable I/O port pin.
Figure 9.3 .5 shows the structure of the timer A5 and A8 mode registers (pulse output port 1); Figure 9.3.6 shows the structures of the timer A6, A7, A9 mode registers (pulse output port 1 with pulse width modulation used).

Timer A5 mode register (Address D616)
Timer A8 mode register (Address D916)


| Bit | Bit name | Functions | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Fix these bits to "0000002" in the pulse output port mode. |  | 0 | RW |
| 1 |  |  | 0 | RW |
| 2 |  |  | 0 | RW |
| 3 |  |  | 0 | RW |
| 4 |  |  | 0 | RW |
| 5 |  |  | 0 | RW |
| 6 | Count source select bits | See Table 7.2.3. | 0 | RW |
| 7 |  |  | 0 | RW |

Fig. 9.3.5 Structure of timer A5 and A8 mode registers (pulse output port 1)

## PULSE OUTPUT PORT MODE

### 9.3 Block description of pulse output port 1

Timer A6 mode register (Address D716)
Timer A7 mode register (Address D816)


| Bit | Bit name | Functions | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Fix these bits to "000112" in the pulse output port mode. |  | 0 | RW |
| 1 |  |  | 0 | RW |
| 2 |  |  | 0 | RW |
| 3 |  |  | 0 | RW |
| 4 |  |  | 0 | RW |
| 5 | 16/8-bit PWM mode select bit | $0: 16$-bit pulse width modulator 1:8-bit pulse width modulator | 0 | RW |
| 6 | Count source select bits | See Table 7.2.3. | 0 | RW |
| 7 |  |  | 0 | RW |

Timer A9 mode register (Address DA ${ }_{16}$ )


| Bit | Bit name | Functions | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Fix these bits to "112" in the pulse output port mode. |  | 0 | RW |
| 1 |  |  | 0 | RW |
| 2 | Pulse output function select bit | 0 : No pulse output (TA9out pin functions as a programmable I/O port pin.) <br> 1 : Pulse output <br> (TA9out pin functions as a PWM pulse output pin.) | 0 | RW |
| 3 | Fix these bits to "002" in the pulse output port mode. |  | 0 | RW |
| 4 |  |  | 0 | RW |
| 5 | 16/8-bit PWM mode select bit | $0: 16$-bit pulse width modulator 1:8-bit pulse width modulator | 0 | RW |
| 6 | Count source select bits | See Table 7.2.3. | 0 | RW |
| 7 |  |  | 0 | RW |

Fig. 9.3.6 Structures of timer A6, A7, A9 mode registers (pulse output port 1 with pulse width modulation used)

## PULSE OUTPUT PORT MODE

9.3 Block description of pulse output port 1

### 9.3.5 Pin P4OUTcut (pulse-output-cutoff signal input pin)

When a falling edge is input to pin P4OUTcut, the waveform output control bit 1 (bit 7 at address $\mathrm{AO}_{16}$ ) becomes " 0 " and the pulse output pins enter the floating state. (In other words, pulse output becomes disabled.) The pulse output pins where pulse output is to be inactive depend on the pulse output mode.

- Pulse mode 0: RTP2 to RTP2 ${ }_{3}$
- Pulse mode 1: RTP2 ${ }_{0}$ to $\mathrm{RTP}_{3}, \mathrm{RTP}_{3}, \mathrm{RTP}_{1}$

When restarting pulse output after the pulse output becomes inactive, be sure to return the input level at pin $\overline{\mathrm{P4OUT} \text { cut }}$ to " H " level; and then, be sure to set the waveform output control bit 1 to " 1 ." When the input level at pin $\overline{\text { P4OUTcut }}$ is " $L$ " level, the waveform output control bit 1 cannot be "1."
Also, at this time, bits 0 through 7 of the port P4 direction register (address $\mathrm{C}_{16}$ ) become "000000002." (Refer to section "5.2.3 Pin $\overline{\mathbf{P 4 O U T} \mathbf{c u t}^{\prime}} \overline{\left.\mathbf{N T} T_{0} . "\right) ~ T h e r e f o r e, ~ i f ~ i t ~ i s ~ n e c e s s a r y ~ t o ~ s w i t c h ~ p o r t ~ p i n s ~ P 6 o t h r o u g h ~}$ P 67 to port output pins, be sure to do as follows:
(1) Return the input level at pin $\overline{\mathrm{P} 4 \mathrm{OUT} \text { cut }}$ to "H" level.
(2) Write data to the port P4 register (address $A_{16}$ )'s bits, corresponding to the port P4 pins which will output data.
(3) Set the port P4 direction register's bits, corresponding to the port P4 pins in (2), to "1" in order to set these port pins to the output mode.

When the input level at pin P4OUTcut is "L" level, no bit of the port P4 direction register can be "1."
Figure 9.3 .7 shows the relationship between the $\overline{\text { P4OUTcut input, waveform output control bit 1, and pulse }}$ output pin.
Note that, when not making the pulse output inactive by using pin $\overline{\text { P4OUTcuT, be sure to connect pin }}$ P4OUTcut to Vcc via a resistor.


Fig. 9.3.7 Relationship between $\overline{\text { P4OUTcut }}$ input, waveform output control bit 1, and pulse output pin

## PULSE OUTPUT PORT MODE

### 9.4 Setting of pulse output port mode

### 9.4 Setting of pulse output port mode

Figures 9.4 .1 to 9.4 .5 show an initial setting example for registers relevant to the pulse output port mode, where pins RTPO to $\mathrm{RTPO}_{3}, \mathrm{RTP}_{1}$, RTP1 $1_{1}$ are used as pulse output pins and an underflow of timer A0 is used as a pulse output trigger (pulse mode 1 of pulse output port 0 ). Note that when using interrupts, set up to enable the interrupts. For details, refer to "CHAPTER 6. INTERRUPTS." The above setting example is also applied to the case of pulse output port 1. Each right side of Figures 9.4.1 to 9.4.5 shows registers used in pulse output port 1.


Fig. 9.4.1 Initial setting example for registers relevant to pulse output port 0 (pulse mode 1) (1)


Fig. 9.4.2 Initial setting example for registers relevant to pulse output port 0 (pulse mode 1) (2)

## PULSE OUTPUT PORT MODE

### 9.4 Setting of pulse output port mode



Fig. 9.4.3 Initial setting example for registers relevant to pulse output port 0 (pulse mode 1) (3)


Fig. 9.4.4 Initial setting example for registers relevant to pulse output port 0 (pulse mode 1) (4)

## PULSE OUTPUT PORT MODE

### 9.4 Setting of pulse output port mode



Fig. 9.4.5 Initial setting example for registers relevant to pulse output port 0 (pulse mode 1) (5)

### 9.5 Pulse output port mode operation

The operation of pulse output port 0 is described below and is also applied to the operation of pulse output port 1 .

### 9.5.1 Pulse output trigger

(1) $\mathrm{RTPO}_{0}$ to $\mathrm{RTPO}_{3}$ in pulse mode 0 ; RTPO $0_{0}$ to $\mathrm{RTPO}_{3}$, RTP1 $_{0}$, RTP1 $1_{1}$ in pulse mode 1 The pulse output trigger can be selected from an internal trigger and an external trigger. When the pulse output trigger select bits (bits 7,6 at address $\mathrm{A} 8_{16}$ ) $=$ " $00_{2}$," an internal trigger is selected; when these bits $=$ " $01_{2}, "$ " $10_{2}, "$ or " $11_{2}$," an external trigger is selected.

## ■ Internal trigger

A trigger occurs at an underflow of timer A0. This trigger occurrence can be confirmed by using the timer A0 interrupt request bit.

## ■ External trigger

A trigger occurs at a valid edge input to pin RTP trga (Note). This trigger occurrence can be confirmed by using the $\overline{\mathrm{INT}}_{3}$ interrupt request bit. Table 9.5.1 lists the setting of $\overline{\mathrm{INT}}_{3}$ according to valid edges.
When using pin $\mathrm{P}_{3} / \mathrm{RTP}_{\text {tRGo }}$ as an input pin for an external trigger, be sure to clear the port P5 direction register's bit, corresponding to port $\mathrm{P}_{3}$ pin, in order to set the port $\mathrm{P}_{3}$ pin to the input mode.

Note: This is set by the pulse output trigger select bits (bits 7, 6 at address $\mathrm{A} 8_{16}$ ).

Table 9.5.1 Setting of $\overline{\mathrm{INT}_{3}}$ according to valid edges

| Valid edge input to pin RTP |  |
| :---: | :--- |
| Falling | Setting of $\overline{\mathrm{INT}_{3}}$ (Note) |
| Rising | Falling (edge sense) |
| Falling and Rising | Rising (edge sense) |
|  | Falling and Rising (edge sense): used alternately |

Note: Refer to section "6.10 External interrupts."
(2) RTP1 ${ }_{0}$ to RTP1 $3_{3}$ in pulse mode 0 ; RTP1 $1_{2}$, RTP13 $1_{3}$ in pulse mode 1

The pulse output trigger is an internal trigger.
A trigger occurs at an underflow of timer A3. This trigger occurrences can be confirmed by using the timer A3 interrupt request bit.

## PULSE OUTPUT PORT MODE

### 9.5 Pulse output port mode operation

9.5.2 Operation at internal trigger
(1) When the timer $\mathrm{Ai}(\mathrm{i}=0,3)$ count start bit is set to " 1 ," the counter starts counting of a count source.
(2) The contents of the pulse output data bits of three-phase output data registers 0,1 are output from the corresponding pulse output pins at each underflow of timer Ai. While the pulse width modulation is selected, the pulse width modulation is performed for "H" level output.
The timer reloads the contents of the reload register and continues counting.
(3) The timer Ai interrupt request bit is set to "1" when the counter underflows in (2). The interrupt request bit retains " 1 " until the interrupt request is accepted or it is cleared to " 0 " by software.
(4) Write the next output data into three-phase output data registers 0 , 1 during a timer Ai interrupt routine (or after the confirmation of a timer Ai interrupt request occurrence.)

Figures 9.5 .1 to 9.5 .3 show examples of pulse output port mode operations.

*1 : Written by software
$* 2:$ When avoiding undefined output in these terms (in other words, when stabilizing these output level), be sure to follow the procedure "Processing of avoiding undefined output before starting pulse output" in Figure 9.4.2.
*3 : Cleared to "0" by an interrupt request acceptance or cleared by software.

The above applies when the following conditions are satisfied:

- Pulse mode 0 selected
- RTP0 to RTP03 selected
- No pulse width modulation
- Positive polarity

Fig. 9.5.1 Example of pulse output port mode operation (1)

*1 : Written by software
*2 : When avoiding undefined output in these terms (in other words, when stabilizing these output level), be sure to follow the procedure "Processing of avoiding undefined output before starting pulse output" in Figure 9.4.2.
*3 : Cleared to "0" by an interrupt request acceptance or cleared by software.

The above applies when the following conditions are satisfied:

- Pulse mode 0 selected
- RTP00 to RTP03 selected
- No pulse width modulation
- Negative polarity

Fig. 9.5.2 Example of pulse output port mode operation (2)

## PULSE OUTPUT PORT MODE

### 9.5 Pulse output port mode operation


$* 1$ : Written by software
$* 2$ : When avoiding undefined output in these terms (in other words, when stabilizing
these output level), be sure to follow the procedure "Processing of avoiding undefined
output before starting pulse output" in Figure 9.4.2.
$* 3$ : Cleared to "0" by an interrupt request acceptance or cleared by software.

The above applies when the following conditions are satisfied:

- Pulse mode 1 selected
- Pulse width modulation applied (in a unit of 2 pins; timers A1, A2, and A4 are used.)
- Positive polarity

Fig. 9.5.3 Example of pulse output port mode operation (3)

### 9.5.3 Operation at external trigger

(1) Each time when a valid edge of a signal input to pin RTPtrgo (Note) is input, the contents of the pulse output data bits of three-phase output data register 0 are output from the corresponding pulse output pins. When the pulse width modulation is selected, the pulse width modulation is applied to " H " level output.
(2) The $\overline{\mathrm{INT}_{3}}$ interrupt request bit is set to " 1 " when a valid edge (1) is input. (Refer to section "9.5.1 Pulse output trigger.") The interrupt request bit retains " 1 " until the interrupt request is accepted or it is cleared by software.
(3) Write the next output data into three-phase output data register 0 during an $\overline{\mathrm{NT}_{3}}$ interrupt routine (or after the confirmation of an $\overline{\mathrm{INT}_{3}}$ interrupt request occurrence).

Note: This is set by the pulse output trigger select bits (bits 7,6 at address $A 8{ }_{16}$ ).

## PULSE OUTPUT PORT MODE

[Precautions for pulse output port mode]

## [Precautions for pulse output port mode]

1. When using pulse output port 0 , be sure to set the relevant registers after setting the waveform output select bits (bits 2 to 0 at address $\mathrm{A} 6_{16}$ ).
When not using pulse output port 0 and three-phase waveform mode, be sure to fix the waveform output select bits (bits 2 to 0 at address $\mathrm{A} 6_{16}$ ) to " 0002 ."
2. When using pulse output port 1 , be sure to set the relevant registers after setting the waveform output select bits (bits 2 to 0 at address $\mathrm{A}^{16}$ ).
When not using pulse output port 1 , be sure to fix the waveform output select bits (bits 2 to 0 at address $A 016$ ) to "0002."
3. When performing the pulse width modulation in pulse output port 0 , be sure to use timers $\mathrm{A} 1, \mathrm{~A} 2, \mathrm{~A} 4$ in the pulse width modulation mode. (Refer to section "7.6 Pulse width modulation (PWM) mode.") Note that, from pin P2o/ TA4out, a PWM pulse by timer A4 is output. When it is unnecessary to output a PWM pulse, be sure to clear bit 2 of the timer A4 mode register (address $5 \mathrm{~A}_{16}$ ) to " 0 ." At this time, pin $\mathrm{P} 2{ }_{0}$ can be used as a programmable I/O port pin.
4. When performing the pulse width modulation in pulse output port 1 , be sure to use timers $A 6, A 7, A 9$ in the pulse width modulation mode. (Refer to section "7.6 Pulse width modulation (PWM) mode.") Note that, from pin P2/ TA9out, a PWM pulse by timer A9 is output. When it is unnecessary to output a PWM pulse, be sure to clear bit 2 of the timer A9 mode register (address $\mathrm{DA}_{16}$ ) to " 0 ." At this time, pin $\mathrm{P} 2_{2}$ can be used as a programmable I/O port pin.
5. Note that, when not making the pulse output inactive by input of a falling edge to pin $\overline{\mathrm{P6OUT}} \mathrm{Cut}$ or $\overline{\mathrm{P} 4 O U T c u t}$, be sure to connect pin $\overline{\text { P6OUTcut }}$ or $\overline{\text { P4OUTcut }}$ to Vcc via a resistor.

## CuAPTER ๆ 0 <br> THREE-PHASE WAVEFORM MODE

10.1 Overview<br>10.2 Block description<br>10.3 Three-phase mode 0<br>10.4 Three-phase mode 1<br>10.5 Three-phase waveform output fixation<br>10.6 Position-data-retain function<br>[Precautions for three-phase waveform mode]

## THREE-PHASE WAVEFORM MODE

### 10.1 Overview

### 10.1 Overview

The three-phase waveform mode serves as follows: three-phase waveforms (3 positive waveforms and 3 negative waveforms) are output from the three-phase waveform output pins. The three-phase waveform mode consists of "three-phase mode 0" and "three-phase mode 1."
Table 10.1.1 lists the specifications of the three-phase waveform mode, Table 10.1.2 lists the comparison of operations in three-phase mode 0 and 1, and Figure 10.1.1 shows the comparison of waveforms in threephase mode 0 and 1.

Table 10.1.1 Specifications of three-phase waveform mode

| Item | Specifications |  |
| :---: | :---: | :---: |
| Three-phase waveform output pins | 6 pins (U, $\bar{U}, \mathrm{~V}, \overline{\mathrm{~V}}, \mathrm{~W}, \overline{\mathrm{~W}}$ ) |  |
| Three-phase-waveform-output-forcibly-cutoff signal input pin | P6OUTcut (Input of falling edge) |  |
| Operation modes | Three-phase mode 0 | A timer A3 interrupt request occurs at each timer A3 underflow. |
|  | Three-phase mode 1 | A timer A3 interrupt request occurs at each second timer A3 underflow or forth one. |
| Timer to be used | Timers A0 through A2 (Used in the one-shot pulse mode) <br> - Timer AO : W- and $\bar{W}$-phase waveform control <br> - Timer A1: V- and $\overline{\mathrm{V}}$-phase waveform control <br> - Timer A2 : U- and U-phase waveform control <br> Timer A3 (Used in the timer mode) <br> - Output period control |  |
| Three-phase waveform period | $\frac{1}{f_{1}}$ to $\frac{1}{f_{4096}}$ | $\times 65536$ |
| Output waveform and Output width | Saw-tooth-wave modulation output | $\frac{1}{f_{1}}$ to $\frac{1}{f_{4096}} \times 65535$ (Note) |
|  | Triangular wave modulation output | $\frac{1}{\mathrm{f}_{1}} \times 2$ to $\frac{1}{\mathrm{f}_{4096}} \times 65535 \times 2$ (Note) |
|  | Fixed level output | Each of the U, V, W phases is fixed to an arbitrary level. <br> Each of the $\bar{U}, \bar{V}, \bar{W}$ phases is fixed to the reversed level of the corresponding positive phase (the U, V, W phases). |
| Dead time (width) | Dead-time timer is used. See Table 10.2.1. |  |

Note: This value does not include the dead time.

Table 10.1.2 Comparison of operations in three-phase mode 0 and 1

|  | Three-phase mode 0 | Three-phase mode 1 |
| :--- | :--- | :--- |
| Timer A3 interrupt request <br> occurrence interval | Each timer A3 underflow | Each second timer A3 underflow or forth <br> one is selected by software. |
| Timers A0 through A2 | Each timer uses one register. | Each timer uses two registers alternately. |
| Output polarity | - By software, the output polarity can be set to the <br> output polarity setbuffer of the U, V, orW phases. <br> - If necessary, the contents of each output <br> polarity set buffer are reversed by software. | By software, the output polarity can be set <br> to the three-phase output polarity set buffer. <br> phase output polarity set buffer are reversed <br> by hardware. |



Fig. 10.1.1 Comparison of waveforms in three-phase mode 0 and 1

## THREE-PHASE WAVEFORM MODE

### 10.2 Block description

### 10.2 Block description

Figure 10.2.1 shows the block diagram of the three-phase waveform mode, and explanation of registers relevant to the three-phase waveform mode is described below.
The following registers are common to pulse output port 0 and three-phase waveform mode:

- Waveform output mode register (address A616)
- Three-phase output data register 0 (address A816)
- Three-phase output data register 1 (address $A 9_{16}$ )

When using the three-phase waveform mode, be sure to fix the waveform output select bits (bits 2 through 0 at address $\mathrm{A} 6_{16}$ ) to " 1002 ," and then, set the relevant registers.
When not using pulse output port 0 and three-phase waveform mode, be sure to fix the waveform output select bits (bits 2 through 0 at address A 616 ) to " 0002 ."


Fig. 10.2.1 Block diagram of three-phase waveform mode

## THREE-PHASE WAVEFORM MODE

10.2 Block description
10.2.1 Waveform output mode register

Figure 10.2.2 shows the structure of the waveform output mode register (the three-phase waveform mode). Note that writing to bits 0 through 6 of this register must be performed when the counting in timers A0 through A3 is halts.


Fig. 10.2.2 Structure of waveform output mode register (three-phase waveform mode)

## THREE-PHASE WAVEFORM MODE

### 10.2 Block description

(1) Three-phase output polarity set buffer (bit 3)

This bit serves as the buffer to set the output polarity of the three-phase waveform and is used in three-phase mode 1. (Refer to section "10.2.9 Output polarity set toggle flip-flop.")
(2) Three-phase mode select bit (bit 4)

This bit is used to select three-phase mode 0 or 1 .
(3) Dead-time timer trigger select bit (bit 6)

This bit is used to select a trigger of the dead-time timer.
The saw-tooth-wave modulation requires that this bit is fixed to " 0 ."
(4) Waveform output control bit (bit 7)

Setting of this bit to " 1 " allows the three-phase waveform output from the three-phase waveform output pins. Clearance of this bit to " 0 " makes the three-phase waveform output pins floating.
When a falling edge is input to pin P6OUTcut, this bit becomes "0." (See Figure 10.2.15.)

### 10.2.2 Dead-time timer register

Figure 10.2 .3 shows the structure of the Dead-time timer register.

Dead-time timer (Address A716)


| Bit | Function | At reset | R/W |
| :---: | :---: | :---: | :---: |
| 7 to 0 | A value in the range from " $00_{16}$ " to " $\mathrm{FF}_{16 \text { " can be set. }}$ | Undefined | WO |

Note: Use the MOVMB (MOVM when $m=1$ ) or STAB (STA when $m=1$ ) instruction for writing to this register.
Additionally, make sure writing to this register does not overlap with a trigger-occurrence timing of the dead-time timer.

Fig. 10.2.3 Structure of dead-time timer register
The dead-time timer is used to count the time to prevent "L" level of positive waveform outputs from overlapping with "L" level of their negative waveform outputs. (This time is referred to as "dead time.") Figure 10.2 .4 shows the structure of the dead-time timer.


Fig. 10.2.4 Structure of dead-time timer

## THREE-PHASE WAVEFORM MODE

### 10.2 Block description

When a certain value is written to the dead-time timer register, this value is written to the dead-time reload register. The M37905 has three dead-time timers, and they are independent each other. When a trigger is generated due to each of timers A0 through A2, the contents of the dead-time timer reload register are reloaded; and then, the selected count source is counted down. Simultaneously, the one-shot pulse is output. A trigger is selected by the dead-time timer trigger select bit (bit 6 at address A616), and the count source is selected by the clock-source-of-dead-time-timer select bits (bits 7, 6 at address A816). When an underflow occurs, the counting becomes inactive.
Figure 10.2 .5 shows the relationship between the dead-time timer's pulse and trigger, and Table 10.2.1 lists the pulse width of the dead-time timer.
When dead-time timer trigger select bit $=$ " 0 "



- When dead-time timer trigger select bit ="1"

■ When re-triggering



Fig. 10.2.5 Relationship between dead-time timer's pulse and trigger

Table 10.2.1 Pulse width of dead-time timer

|  | Trigger | Pulse width |  |
| :---: | :---: | :---: | :---: |
| State at trigger input | Edge | $\mathrm{n}: 0016$ | $\mathrm{n}: 01{ }_{16}$ through $\mathrm{FF}_{16}$ |
| Dead-time timer: inactive | Rising edge of timer Ai one-shot pulse | $258 \times \frac{1}{f_{i}}$ | $(\mathrm{n}+2) \times \frac{1}{\mathrm{f}_{\mathrm{i}}}$ |
|  | Falling edge of timer Ai one-shot pulse | $257 \times \frac{1}{f_{i}}$ | $(\mathrm{n}+1) \times \frac{1}{\mathrm{f}_{\mathrm{i}}}$ |
| Dead-time timer: active | Rising edge of timer Ai one-shot pulse (Re-trigger) <br> Falling edge of timer Ai one-shot pulse (Re-trigger) | $257 \times \frac{1}{f_{i}}$ <br> (Note) | $(n+1) \times \frac{1}{f_{i}}(\text { Note })$ |

n : A value which is set in the dead-time timer (address $\mathrm{A} 7{ }_{16}$ )
$\mathrm{f}_{\mathrm{i}}$ : The dead-time timer's clock source ( $\mathrm{f}_{2}, \mathrm{f}_{2} / 2, \mathrm{f}_{2} / 4$ )
Note: Width of pulse starting from a re-trigger occurrence timing
10.2.3 Three-phase output data register 0

Figure 10.2 .6 shows the structure of the three-phase output data register 0 (the three-phase waveform mode).
For bits 7 and 6, refer to section "10.2.2 Dead-time timer."

Three-phase output data register 0 (Address A816)


| Bit | Bit name | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | W-phase output fix bit | 0 : Released from output fixation <br> 1 : Output fixed | 0 | RW |
| 1 | V-phase output fix bit | 0 : Released from output fixation <br> 1 : Output fixed | 0 | RW |
| 2 | U-phase output fix bit | 0 : Released from output fixation <br> 1 : Output fixed | 0 | RW |
| 3 | W-phase output polarity set buffer (Valid in three-phase mode 0.) <br> (Note) | 0 : "H" output 1 : "L" output | 0 | RW |
| 5, 4 | Invalid in the three-phase waveform mode. |  | 0 | RW |
| 6 | Clock-source-of-dead-time-timer select bits | $\begin{aligned} & \text { b7 b6 } \\ & 000: \mathrm{f}_{2} \\ & 0 \\ & 0 \\ & 1 \end{aligned} 1: \mathrm{f}_{2} / 2$ | 0 | RW |
| 7 |  |  | 0 | RW |

$X$ : It may be either " 0 " or " 1. "

Note: This bit is invalid in three-phase mode 1.

Fig. 10.2.6 Structure of three-phase output data register 0 (three-phase waveform mode)
(1) W-phase output fix bit (bit 0 )

Setting of this bit to "1" fixes the output level at the W-phase waveform output pin to the level which is selected by the $W$-phase fixed output's polarity set bit (bit 0 at address $A 9_{16}$ ); vice versa, the output level at the $\bar{W}$-phase waveform output pin is reversed.
(2) V-phase output fix bit (bit 1)

Setting of this bit to "1" fixes the output level at the V-phase waveform output pin to the level which is selected by the V-phase fixed output's polarity set bit (bit 1 at address A9 ${ }_{16}$ ); vice versa, the output level at the $\overline{\mathrm{V}}$-phase waveform output pin is reversed.
(3) U-phase output fix bit (bit 2)

Setting of this bit to "1" fixes the output level at the U-phase waveform output pin to the level which is selected by the U-phase fixed output's polarity set bit (bit 2 at address A916); vice versa, the output level at the $\bar{U}$-phase waveform output pin is reversed.
(4) W-phase output polarity set buffer (bit 3)

This bit serves as the buffer to set the W-phase output polarity and is used in three-phase mode 0 . (Refer to section "10.2.9 Output polarity set toggle flip-flop.")

## THREE-PHASE WAVEFORM MODE

### 10.2 Block description

10.2.4 Three-phase output data register 1

Figure 10.2 .7 shows the structure of the three-phase output data register 1 (the three-phase waveform mode).

1 (Address A9 ${ }_{16}$ )


| Bit | Bit name | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | W-phase fixed output's polarity set bit <br> (Note 1) | 0 : "H" output fixed <br> 1 : "L" output fixed | 0 | RW |
| 1 | V-phase fixed output's polarity set bit <br> (Note 2) | 0 : "H" output fixed <br> 1: "L" output fixed | 0 | RW |
| 2 | U-phase fixed output's polarity set bit <br> (Note 3) | 0 : "H" output fixed <br> 1 : "L" output fixed | 0 | RW |
| 3 | Invalid in the three-phase waveform mode. |  | 0 | RW |
| 4 | V-phase output polarity set buffer (in three-phase mode 0) | 0 : "H" output <br> 1 : "L" output | 0 | RW |
|  | Interrupt request interval set bit (in three-phase mode 1) | 0 : Every second time <br> 1 : Every forth time |  |  |
| 5 | U-phase output polarity set buffer (in three-phase mode 0) | 0 : "H" output <br> 1 : "L" output | 0 | RW |
|  | Interrupt validity output select bit (in three-phase mode 1) | 0 : An interrupt request occurs at each even-numbered underflow of timer A3 <br> 1 : An interrupt request occurs at each odd-numbered underflow of timer A3 |  |  |
| 7,6 | Invalid in the three-phase waveform mode. |  | 0 | RW |

$X$ : It may be either " 0 " or " 1 ."
Notes 1: Valid when the W-phase output fix bit (bit 0 at address A816) $=$ " 1 ." Be sure not to change the value during output of a fixed value.
2: Valid when the V-phase output fix bit (bit 1 at address A816) $=$ " 1 ." Be sure not to change the value during output of a fixed value
3: Valid when the U-phase output fix bit (bit 2 at address A816) $=$ " 1 ." Be sure not to change the value during output of a fixed value.

Fig. 10.2.7 Structure of three-phase output data register 1 (three-phase waveform mode)
(1) W-phase fixed output's polarity set bit (bit 0 )

Clearance of this bit to " 0 " fixes the output level at the W-phase waveform output pin to "H"; vice versa, setting of this bit to "1" fixes the output level at the W-phase waveform output pin to "L." The output level at the $\bar{W}$-phase waveform output pin is reversed.
Note that this bit is valid only when the W-phase output fix bit (bit 0 at address A816) $=$ " 1 ."
(2) V-phase fixed output's polarity set bit (bit 1)

Clearance of this bit to " 0 " fixes the output level at the V -phase waveform output pin to " H "; vice versa, setting of this bit to " 1 " fixes the output level at the V-phase waveform output pin to "L."
The output level at the $\overline{\mathrm{V}}$-phase waveform output pin is reversed.
Note that this bit is valid only when the V-phase output fix bit (bit 1 at address A816) $=$ " 1 ."
(3) U-phase fixed output's polarity set bit (bit 2)

Clearance of this bit to " 0 " fixes the output level at the U-phase waveform output pin to " H "; vice versa, setting of this bit to " 1 " fixes the output level at the U-phase waveform output pin to "L."
The output level at the $\bar{U}$-phase waveform output pin is reversed.
Note that this bit is valid only when the U-phase output fix bit (bit 2 at address A8 ${ }_{16}$ ) $=$ " 1 ."
(4) V-phase output polarity set buffer (bit 4) (in three-phase mode 0)

This bit serves as the buffer to set the V-phase output polarity. (Refer to section "10.2.9 Output polarity set toggle flip-flop.")

Interrupt request interval set bit (bit 4) (in three-phase mode 1)
Clearance of this bit to " 0 " generates a timer A3 interrupt request at every second time; vice versa, setting of this bit to " 1 " generates a timer A3 interrupt request at every forth time.
(Refer to section "10.4 Three-phase mode 1.")
(5) U-phase output polarity set buffer (bit 5) (in three-phase mode 0)

This bit serves as the buffer to set the U-phase output polarity. (Refer to section "10.2.9 Output polarity set toggle flip-flop.")

Interrupt validity output select bit (bit 5) (in three-phase mode 1)
Clearance of this bit to " 0 " generates a timer A3 interrupt request at every even-numbered underflow of timer A3; vice versa, setting of this bit to "1" generates a timer A3 interrupt request at every oddnumbered underflow of timer A3.
(Refer to section "10.4 Three-phase mode 1.")

## THREE-PHASE WAVEFORM MODE

### 10.2 Block description

10.2.5 Position-data-retain function control register

Figure 10.2 .8 shows the structure of the position-data-retain function control register.
For details of the position-data-retain function, refer to section "10.6 Position-data-retain function."

Position-data-retain function control register (Address $\mathrm{AA}_{16}$ )


| Bit | Bit name | Function | At reset | R/W |
| :---: | :--- | :--- | :---: | :---: |
| 0 | W-phase position data retain bit | Input level at pin IDW is read out. <br> $0:$ "L" level <br> $1:$ "H" level | 0 | RO |
| 1 | V-phase position data retain bit | Input level at pin IDV is read out. <br> $0: " \mathrm{L"}$ level <br> $1:$ " " level | 0 | RO |
| 2 | U-phase position data retain bit | Input level at pin IDU is read out. <br> 0 : "L" level <br> $1:$ "H" level | 0 | RO |
| 3 | Retain-trigger polarity select bit | $0:$ Falling edge of positive phase <br> $1:$ Rising edge of positive phase | 0 | RW |
| 7 to 4 | Nothing is assigned. |  | Undefined | - |

Note: This register is valid only in the three-phase mode.

Fig. 10.2.8 Structure of position-data-retain function control register
(1) W-phase position data retain bit (bit 0 )

This bit is used to retain the input level at pin IDW.
(2) V-phase position data retain bit (bit 1)

This bit is used to retain the input level at pin IDV.
(3) U-phase position data retain bit (bit 2)

This bit is used to retain the input level at pin IDU.
(4) Retain-trigger polarity select bit (bit 3)

This bit is used to select the trigger polarity to retain the position data. When this bit $=$ " $0, "$ the falling edge of each positive phase is selected. When this bit $=" 1$," the rising edge of each positive phase is selected.

### 10.2.6 Port P5 direction register

The position-data input pins are multiplexed with port P5 pin.
When using these pins as position-data-input pins, clear the corresponding bits of the port P5 direction register to " 0 " in order to set these port pins for the input mode.
Figure 10.2.9 shows the relationship between the port P5 direction register and position-data-input pins.

Port P5 direction register (Address $\mathrm{D}_{16}$ )


| Bit | Corresponding pin | Functions | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Nothing is assigned. |  | Undefined | - |
| 1 | Pin $\overline{\mathrm{NT}}{ }_{1}$ | 0 : Input mode <br> 1 : Output mode | 0 | RW |
| 2 | Pin $\overline{\mathrm{NT}_{2} / \mathrm{RTP}^{\text {TRG }} 1}$ |  | 0 | RW |
| 3 | Pin $\overline{\mathrm{NT}_{3} / \mathrm{RTP}_{\text {trgo }}}$ |  | 0 | RW |
| 4 | Nothing is assigned. |  | Undefined | - |
| 5 | Pin IDW (Pin $\overline{\mathrm{NT}_{5} / \mathrm{TBO}}$ (1) | 0 : Input mode <br> 1 : Output mode <br> When using this pin as a position-data input pin, be sure to clear the corresponding bit to "0." | 0 | RW |
| 6 | Pin IDV (Pin $\overline{\mathrm{NT}}{ }_{6} / \mathrm{TB1} 1 \times$ ) |  | 0 | RW |
| 7 | Pin IDU (Pin $\overline{\mathrm{INT}}$ /TB2in) |  | 0 | RW |

Note: The pins in () are I/O pins of other internal peripheral devices, which are multiplexed.

Fig. 10.2.9 Relationship between port P5 direction register and position-data-input pins

### 10.2.7 Timers A0 through A2

Each of timers A0 through A2 is used to control the output width of each phase, and these timers are used in the one-shot pulse mode.
Figure 10.2.10 shows the structure of timer A0/A1/A2 mode register (in the three-phase waveform mode). Because the underflow signal of timer A3 serves as a trigger for timers A0 through A3, it is unnecessary to set the one-shot start bit to "1."
Note that, in three-phase mode 1, each of timers A0 through A2 has the following two registers: timer A0/ A1/A2 register (addresses $46_{16}$ and $47_{16}, 48_{16}$ and $49_{16}, 4 A_{16}$ and $4 B_{16}$ ) and timer $A 0_{1} / A 1_{1} / A 2_{1}$ register (addresses $\mathrm{D} 0_{16}$ and $\mathrm{D} 1_{16, ~ D} 2_{16}$ and $\mathrm{D} 3_{16, ~} \mathrm{D} 4_{16}$ and $\mathrm{D} 5_{16}$ ). These two registers are used to control the output width.
Figure 10.2.11 shows the structures of the timer $A 0 / A 1 / A 2$ mode register and timer $A 0_{1} / A 1_{1} / A 2_{1}$ register.

## THREE-PHASE WAVEFORM MODE

### 10.2 Block description

Timer A0/A1/A2 mode register (Addresses $56{ }_{16}$ to $58{ }_{16}$ )


| Bit | Bit name | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Fix these bits to "0110102" in the three-phase waveform mode. |  | 0 | RW |
| 1 |  |  | 0 | RW |
| 2 |  |  | 0 | RW |
| 3 |  |  | 0 | RW |
| 4 |  |  | 0 | RW |
| 5 |  |  | 0 | RW |
| 6 | Count source select bits | See Table 7.2.3. | 0 | RW |
| 7 |  |  | 0 | RW |

Fig. 10.2.10 Structure of timer A0/A1/A2 mode register (three-phase waveform mode)

Timer A0 register (Addresses 4716, 4616)
Timer A1 register (Addresses 4916, 4816)
Timer A2 register (Addresses 4B16, 4A $\mathrm{A}_{16}$ )

| (b15) (b8) <br> b7 b0 b7 |  | b0 |
| :---: | :---: | :---: |
| ion | At reset | R/W |
| $\mathrm{F}_{16 "}$ " can be set. <br> width of the one-shot pulse is expressed | Undefined | WO |

f: Frequency of count source
Note: Use the MOVM or STA(STAD) instruction for writing to this register.
Writing to this register must be performed in a unit of 16 bits.

Timer $\mathrm{A} 0_{1}$ register (Addresses $\mathrm{D} 1_{16}, \mathrm{D} 0_{16}$ )
Timer A11 register (Addresses D316, D2 ${ }_{16}$ )
Timer A2 ${ }_{1}$ register (Addresses D5 ${ }_{16}$, D4 ${ }_{16}$ )


| Bit | Function | At reset | $\mathrm{R} / \mathrm{W}$ |
| :---: | :---: | :---: | :---: |
| 15 to 0 | Any value in the range from $0000_{16}$ to $\mathrm{FFFF}_{16}$ can be set. <br> Assuming that the set value $=\mathrm{n}$, the " H " level width of the one-shot pulse is expressed <br> as follows: $\mathrm{n} / \mathrm{f}_{\mathrm{i}}$. | Undefined | WO |

f: Frequency of a count source
Notes 1: Use the MOVM or STA (STAD) instruction for writing to this register. Additionally, make sure writing to this register must be performed in a unit of 16 bits.
2: This register is valid only in three-phase mode 1 of the three-phase waveform mode.

Fig. 10.2.11 Structures of timer $A 0 / A 1 / A 2$ register and timer $A 0_{1} / A 1_{1} / A 2{ }_{1}$ register

### 10.2.8 Timer A3

Timer A3 is used to control the carrier's period of the whole three-phase waveform and is used in the timer mode.
Note that a pulse is output, due to timer A3, from pin P66/TA3out. (Refer to section "7.3.3 Select function;
(2) Pulse output function.") When not outputing the pulse, be sure to clear bit 2 of the timer A3 mode register (address $59_{16}$ ) to "0." At this time, pin P66 can be used as a programmable I/O port pin.
Figure 10.2.12 shows the structure of the timer A3 mode register (the three-phase waveform mode).

Timer A3 mode register (Address 5916)


| Bit | Bit name | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Fix these bits to " 002 " in the three-phase waveform mode. |  | 0 | RW |
| 1 |  |  | 0 | RW |
| 2 | Pulse output function select bit | 0 : No pulse output <br> (TA3out pin functions as a programmable I/O port pin.) <br> 1 : Pulse output <br> (TA3Out pin functions as a pulse outpt pin.) | 0 | RW |
| 3 | Fix these bits to "0002" in the three-phase waveform mode. |  | 0 | RW |
| 4 |  |  | 0 | RW |
| 5 |  |  | 0 | RW |
| 6 | Count source select bits | See Table 7.2.3. | 0 | RW |
| 7 |  |  | 0 | RW |

Fig. 10.2.12 Structure of timer A3 mode register (three-phase waveform mode)

## THREE-PHASE WAVEFORM MODE

### 10.2 Block description

10.2.9 Output polarity set toggle flip-flop

The output polarity set toggle flip-flops 0 through 2 are used to control the output polarity of the positive and negative phases of the three-phase waveform.
In three-phase mode 0, values are set into the U-, V-, W-phase output polarity set buffer (bits 5 and 4 at address A916 and bit 3 at address A816).
In three-phase mode 1, a value is set into the three-phase output polarity set buffer (bit 3 at address A616). These bits are transferred to the output polarity set toggle flip-flop at an underflow of timer A3.
The contents of the output polarity set toggle flip-flop are reversed at the end of the timer A0/A1/A2 oneshot pulse.
Table 10.2.2 lists the relationship between the contents of the output polarity set toggle flip-flop and the output level, and Figure 10.2.13 shows the operations of the output polarity set buffer and output polarity set toggle flip-flop.
Table 10.2.2 Relationship between contents of output polarity set toggle flip-flop and output level

| Contents of output polarity set toggle flip-flop | Output level of positive phase | Output level of negative phase |
| :---: | :---: | :---: |
| 0 | H | L |
| 1 | L | H |



Fig. 10.2.13 Operations of output polarity set buffer and output polarity set toggle flip-flop

## THREE-PHASE WAVEFORM MODE

### 10.2 Block description

### 10.2.10 Three-phase waveform mode I/O pins

When the three-phase waveform mode is selected, port P6o through P65 pins become the three-phase waveform output pins, pin P6OUTcut becomes the three-phase-waveform-output-forcibly-cutoff signal input pin. Figure 10.2.14 shows the pins used in the three-phase waveform mode.

|  | M37905 |  |  |
| :---: | :---: | :---: | :---: |
|  |  | P65/TA21N/U/RTP1 ${ }_{1}$ | $\rightarrow$ U-phase waveform output |
|  |  | P64/TA2out/V/RTP10 | $\rightarrow$ V-phase waveform output |
|  |  | P63/TA1IN/W/RTP03 | $\rightarrow$ W-phase waveform output |
| U-phase position data input $\rightarrow$ | $\mathrm{P} 57 / \overline{\text { NT }} / \mathrm{TB} 2 \mathrm{IN} / \mathrm{IDU}$ | P62/TA1out/U/RTP02 | $\rightarrow \overline{\text { U-phase waveform output }}$ |
| $\checkmark$-phase position data input $\rightarrow$ | P56/INT6/TB1in/IDV | P61/TA0ı//V/RTP0 ${ }_{1}$ | $\rightarrow \overline{\mathrm{V}}$-phase waveform output |
| W-phase position data input $\rightarrow$ | P55//iNT5/TB0IN/IDW |  | $\rightarrow \bar{W}$-phase waveform output |
|  |  | $\overline{\text { P6OUTCuT/INT4 }}$ | $\leftarrow$ Three-phase-waveform-output-forcibly-cutoff signal input |

Fig. 10.2.14 Pins used in three-phase waveform mode

### 10.2.11 Pin P6OUTcut (three-phase-waveform-output-forcibly-cutoff signal input pin)

When a falling edge is input to pin P6OUTcut, the waveform output control bit (bit 7 at address A6 ${ }_{16}$ ) becomes " 0 "; and then the three-phase waveform output pins enter the floating state. (In other words, the three-phase waveform output becomes inactive.)
When restarting the three-phase waveform output after this output becomes inactive, be sure to return the input level at pin P6OUTcut to "H"; and then, be sure to set the waveform output control bit to "1." When the input level at pin P6OUTcut is "L," the waveform output control bit cannot be "1."
Also, at this time, bits 0 through 7 of the port P6 direction register (address 1016) become "0000002." (Refer to section "5.2.4 Pin P6OUTcut/INT4.") Therefore, if it is necessary to switch port pins P60 through P65 to the port output pins, be sure to do as follows:
(1) Return the input level at pin P6OUTcut to "H" level.
(2) Write data to the port P6 register (address $\mathrm{E}_{16}$ )'s bits, corresponding to the port P6 pins which will output data.
(3) Set the port P6 direction register's bits, corresponding to the port P6 pins in (2, to "1" in order to set these port pins to the output mode.
When the input level at pin P6OUTcut is "L," each bit of the port P6 direction register cannot be "1."
Figure 10.2.15 shows the relationship between the P6OUTcut input, waveform output control bit, and threephase waveform output pin.
Note that, when not inactivating the three-phase waveform output by using pin P6OUTcut, be sure to connect pin P6OUTcut to Vcc via a resistor.


## THREE-PHASE WAVEFORM MODE

### 10.3 Three-phase mode 0

### 10.3 Three-phase mode 0

### 10.3.1 Setting for three-phase mode 0

Explanation of the triangular wave modulation output and saw-tooth-wave modulation output in three-phase mode 0 is described below. Table 10.3.1 lists the differences between the triangular wave modulation output and the saw-tooth-wave modulation output (in view of software).

Table 10.3.1 Differences between triangular wave modulation output and saw-tooth-wave modulation output (in view of software)

|  | Triangular wave modulation output | Saw-tooth-wave modulation output |
| :--- | :--- | :--- |
| Trigger of dead-time timer | Falling edge of timers A0 through A2 | Falling and Rising edges of timers A0 <br> through A2 |
| Contents of output polarity set <br> buffer | Reversed at each timer A3 interrupt <br> request occurrence. | Not reversed. |

Figures 10.3 .1 and 10.3 .2 show an initial setting example for registers relevant to three-phase mode 0 , Figure 10.3.3 shows a data-updating example in three-phase mode 0.
Note that the initial output level at the three-phase waveform output pin is undefined. Be sure to start the three-phase waveform output (in other words, the waveform output is enabled.) after the output level at the three-phase waveform output pin is stabilized.


Fig. 10.3.1 Initial setting example for registers relevant to three-phase mode 0 (1)

## THREE-PHASE WAVEFORM MODE

### 10.3 Three-phase mode 0



Fig. 10.3.2 Initial setting example for registers relevant to three-phase mode 0 (2)


Fig. 10.3.3 Data-updating example in three-phase mode 0

## THREE-PHASE WAVEFORM MODE

### 10.3 Three-phase mode 0

### 10.3.2 Operation in three-phase wave mode 0

Figure 10.3.4 shows a triangular wave modulation output example (three-phase mode 0), and Figure 10.3.5 shows a saw-tooth-wave modulation output example (three-phase mode 0 )
(1) When an underflow occurs in the timer A3 counter, a timer A3 interrupt request is generated; simultaneously, the one-shot pulse outputs of timer A0 through A2 are started. Also, the contents of the output polarity set buffer of each phase are transferred to the output polarity set toggle flip-flop. In the case of the saw-tooth-wave modulation output, the one-shot pulse of the dead-time timer is output. Also, each of the positive and negative waveform outputs is not allowed to become " L " level from "H" level until the reversed signal of the one-shot pulse output of the dead-time timer rises.
(2) The contents of the output polarity set toggle flip-flop are reversed at each falling edge of the one shot pulse output of timer A0/A1/A2. Simultaneously, the one-shot pulse of the dead-time timer is output.
(3) Each of the positive and negative waveform outputs is not allowed to become "L" level from "H" level until the reversed signal of the one-shot pulse output of the dead-time timer rises.
(4) In the case of the triangular wave modulation output, before an underflow occurs in the timer A3 counter again, be sure to write the next data to the output polarity set buffer of each phase.

Repeat procedures from (1) through (4) for the three-phase waveform output control.
Figure 10.3.6 shows the triangular wave modulation output model (for one period), and Figure 10.3.7 shows the saw-tooth-wave modulation output model (for one period).


Fig. 10.3.4 Triangular wave modulation output example (three-phase mode 0 )

## THREE-PHASE WAVEFORM MODE

### 10.3 Three-phase mode 0



Fig. 10.3.5 Saw-tooth wave modulation output example (three-phase mode 0 )

## THREE-PHASE WAVEFORM MODE



 * This is an internal signal, which cannot be read from the external.

Note: The dead time is executed.

Fig. 10.3.6 Triangular wave modulation output model (for one period)

## THREE-PHASE WAVEFORM MODE

### 10.3 Three-phase mode 0



Note: The dead time is executed.

Fig. 10.3.7 Saw-tooth-wave modulation output model (for one period)

### 10.4 Three-phase mode 1

### 10.4.1 Setting for three-phase mode 1

In the triangular wave modulation, three-phase mode 1 is more efficiently controllable than three-phase mode 0 . Therefore, three-phase mode 1 can mitigates the software's load.
Figure 10.4.1 and Figure 10.4.2 show an initial setting example of registers relevant to three-phase mode 1, and Figure 10.4.3 shows a data-updating example in three-phase mode 1.
Note that the initial output level at the three-phase waveform output pin is undefined. Be sure to start the three-phase waveform output (in other words, the waveform output is enabled.) after the output level at the three-phase waveform output pin is stabilized.

## THREE-PHASE WAVEFORM MODE

### 10.4 Three-phase mode 1



Fig. 10.4.1 Initial setting example for registers relevant to three-phase mode 1 (1)


Three-phase waveform output starts.

Fig. 10.4.2 Initial setting example for registers relevant to three-phase mode 1 (2)

## THREE-PHASE WAVEFORM MODE

### 10.4 Three-phase mode 1



Fig. 10.4.3 Data-updating example in three-phase mode 1

### 10.4.2 Operation in three-phase mode 1

Figure 10.4.4 shows a triangular wave modulation output example (three-phase mode 1).
(1) When an underflow occurs in the timer A3 counter, a timer A3 interrupt request is generated; simultaneously, the one-shot pulse outputs of timers A0 through A2 are started. Also, the contents of the three-phase output polarity set buffer are transferred to the output polarity set toggle flip-flop, and then, the contents of the three-phase output polarity set buffer are reversed.
(2) The contents of the output polarity set toggle flip-flop are reversed at each falling edge of the oneshot pulse output of timer A0/A1/A2. Simultaneously, the one-shot pulse of the dead-time timer is output.
(3) Each of the positive and negative waveform outputs is not allowed to become " L " level from " H " level until the reversed signal of the one-shot pulse output of the dead-time timer rises.

Repeat procedures from (1) through (3) for the three-phase waveform output control.

In the case of three-phase mode 1 , the value of timer $\mathrm{Ai}\left(\mathrm{i}=0\right.$ through 2 ) and the value of timer $\mathrm{Ai}_{1}$ are counted alternately. Immediately after the count start in timer Ai, however, the value of the timer Ai register is counted twice in succession. (It is a limitation to the case immediately after the count start in timer Ai.) At this time, the timer Ai's one-shot pulse becomes the same length twice in succession, also. Figure 10.4.5 shows an output example at start of three-phase mode 1.

For the triangular wave modulation output model (for one period), see Figure 10.3.6.

## THREE-PHASE WAVEFORM MODE

### 10.4 Three-phase mode 1



Fig. 10.4.4 Triangular wave modulation output example (three-phase mode 1)


Fig. 10.4.5 Output example at start of three-phase mode 1

## THREE-PHASE WAVEFORM MODE

### 10.5 Three-phase waveform output fixation

### 10.5 Three-phase waveform output fixation

In the three-phase waveform output, by setting of the U/V/W-phase output fix bit (bits 2 through 0 at address A816) to "1," the output level of each phase can be fixed. The output level to be fixed (positive phase) is set by the U/V/W-phase fixed output's polarity set bit (bits 2 through 0 at address $A 9_{16}$ ); in the case of the negative phase, the output level is fixed to the reversed level.
The U/V/W-phase output fix bit serves synchronously with a timer A3 interrupt request.
While the fixed level is output, be sure not to change the value of the U/V/W-phase fixed output's polarity set bit (bits 2 through 0 at address A916).
Figure 10.5.1 shows a triangular wave modulation output example using the U/V/W-phase output fix bit (three-phase mode 1).
(1) By software, set the following bits:

- the U/V/W-phase output fix bit (bits 2 through 0 at address A816)
- the U/V/W-phase fixed output's polarity set bit (bits 2 through 0 at address A916)
(2) The contents of the above bits become valid synchronously with the next timer A3 interrupt request, and then, the output level of the positive waveform is fixed to the level which was set by the U/V/W-phase fixed output's polarity set bit. In the case of the negative phase, the output level is fixed to the reversed level.
(3) Each of the positive and negative waveform outputs is not allowed to become "L" level from "H" level until the reversed signal of the one-shot pulse output of the dead-time timer rises.
(4) The output fixation is also terminated synchronous with a timer A3 interrupt request.


Fig. 10.5.1 Triangular wave modulation output example using U/V/W-phase output fix bit (three-phase mode 1)

## THREE-PHASE WAVEFORM MODE

### 10.6 Position-data-retain function

### 10.6 Position-data-retain function

This function is used to retain the position data synchronously with the three-phase waveform output; and there are three position-data input pins for the $U, V$, and $W$ phases.
A trigger to retain the position data (hereafter, this trigger is referred to as "retain trigger.") can be selected by the retain-trigger polarity select bit (bit 3 at address $A A_{16}$ ); this bits selects the falling edge of each positive phase or rising edge of one.

### 10.6.1 Operation of position-data-retain function

Figure 10.6.1 shows a usage example of the position-data-retain function (U phase) when a retain trigger is the falling edge of the positive signal.
(1) At the falling edge of the U-phase waveform output, the state at pin IDU is transferred to the U-phase position data retain bit (bit 2 at address $\mathrm{AA}_{16}$ ).
(2) Until the next falling edge of the U-phase waveform output, the above value is retained.


Note: The retain trigger is the falling edge of the positive signal.

Fig. 10.6.1 Usage example of position-data-retain function (U phase)

## THREE-PHASE WAVEFORM MODE

[Precautions for three-phase waveform mode]

## [Precautions for three-phase waveform mode]

1. When using the three-phase waveform mode, be sure to fix the waveform output select bits (bits 2 to 0 at address A616) to "1002," and then, set the relevant registers.
When not using pulse output port 0 and three-phase waveform mode, be sure to fix the waveform output select bits (bits 2 through 0 at address $\mathrm{A} 6_{16}$ ) to " 000 ."
2. When not inactivating the three-phase waveform output by using a falling edge input to pin P6OUTcut, be sure to connect pin P6OUTcut to Vcc via a resistor.
3. While the fixed level is output, be sure not to change the value of the U/V/W-phase fixed output's polarity set bit (bits 2 through 0 at address A916).

## THREE-PHASE WAVEFORM MODE

[Precautions for three-phase waveform mode]
MEMORANDUM

## CHAPTER <br>  <br> SERIAL I/O

11.1 Overview
11.2 Block description
11.3 Clock synchronous serial I/O mode
[Precautions for clock synchronous serial I/O mode]
11.4 Clock asynchronous serial I/O (UART) mode
[Precautions for clock asynchronous serial I/O (UART) mode]

### 11.1 Overview

### 11.1 Overview

Serial I/O consists of 3 channels: UART0, UART1 and UART2. They each have a transfer clock generating timer for the exclusive use of them and can operate independently.
UARTi ( $\mathrm{i}=0$ to 2 ) has the following 2 operating modes:
(1) Clock synchronous serial I/O mode

Transmitter and receiver use the same clock as the transfer clock. Transfer data has a length of 8 bits.
(2) Clock asynchronous serial I/O (UART) mode

Transfer rate and transfer data format can arbitrarily be set. The user can select one transfer data length from the following: 7 bits, 8 bits, and 9 bits.

Figure 11.1.1 shows the transfer data formats in each operating mode.


Fig. 11.1.1 Transfer data formats in each operating mode

### 11.2 Block description

Figure 11.2.1 shows the block diagram of serial I/O. Registers relevant to serial I/O are described below.


Fig. 11.2.1 Block diagram of serial I/O

### 11.2 Block description

11.2.1 UARTi transmit/receive mode register

Figure 11.2 .2 shows the structure of UARTi transmit/receive mode register.

UART0 transmit/receive mode register (Address 3016)
UART1 transmit/receive mode register (Address $38{ }_{16}$ )
UART2 transmit/receive mode register (Address $\mathrm{BO}_{16}$ )


| Bit | Bit name | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Serial I/O mode select bits | 000 : Serial I/O is invalid. <br> (P1 and P8 function as programmable I/O ports.) <br> 001 : Clock synchronous serial I/O mode <br> $\left.\begin{array}{llll}0 & 1 & 0 & : \\ 0 & 1 & 1\end{array}\right\}$ Do not select. <br> 100 : UART mode (Transfer data length $=7$ bits) <br> 101 : UART mode (Transfer data length $=8$ bits) <br> 110 : UART mode (Transfer data length $=9$ bits) <br> 111 : Do not select. | 0 | RW |
| 1 |  |  | 0 | RW |
| 2 |  |  | 0 | RW |
| 3 | Internal/External clock select bit | 0 : Internal clock <br> 1 : External clock | 0 | RW |
| 4 | Stop bit length select bit (Valid in UART mode) <br> (Note) | 0 : One stop bit <br> 1 : Two stop bits | 0 | RW |
| 5 | Odd/Even parity select bit (Valid in UART mode when parity enable bit = "1.") | 0 : Odd parity <br> 1 : Even parity | 0 | RW |
| 6 | Parity enable bit (Valid in UART mode) (Note) | 0 : Parity disabled <br> 1 : Parity enabled | 0 | RW |
| 7 | Sleep select bit (Valid in UART mode) (Note) | 0 : Sleep mode terminated (Invalid) <br> 1 : Sleep mode selected | 0 | RW |

Note: Bits 4 to 6 are invalid in the clock synchronous serial I/O mode. (They may be either "0" or "1.") Additionally, fix bit 7 to " 0 ."

Fig. 11.2.2 Structure of UARTi transmit/receive mode register
(1) Serial I/O mode select bits (bits 0 to 2)

These bits select a UARTi's operating mode.

## (2) Internal/External clock select bit (bit 3)

■ Clock synchronous serial I/O mode
By clearing this bit to " 0 " in order to select an internal clock, the clock which is selected with the BRG count source select bits (bits 0 and 1 at addresses $34_{16}, 3 \mathrm{C}_{16}$ and $\mathrm{B} 4_{16}$ ) becomes the count source of the BRGi. (Refer to section "11.2.6 UARTi baud rate register (BRGi).") The BRGi's output divided by 2 becomes the transfer clock. Additionally, the transfer clock is output from the CLKi pin.
By setting this bit to " 1 " in order to select an external clock, the clock input to the CLKi pin becomes the transfer clock.

## UART mode

By clearing this bit to " 0 " in order to select an internal clock, the clock which is selected with the BRG count source select bits (bits 0 and 1 at addresses $34_{16}, 3 \mathrm{C}_{16}$ and $\mathrm{B} 4_{16}$ ) becomes the count source of the BRGi. (Refer to section "11.2.6 UARTi baud rate register (BRGi).") Then, the CLKi pin functions as a programmable I/O port pin.
By setting this bit to "1" in order to select an external clock, the clock input to the CLKi pin becomes the count source of BRGi.
Always in the UART mode, the BRGi's output divided by 16 becomes the transfer clock.
(3) Stop bit length select bit, Odd/Even parity select bit, Parity enable bit (bits 4 to 6 ) Refer to section "11.4.2 Transfer data format."
(4) Sleep select bit (bit 7)

Refer to section "11.4.8 Sleep mode."

### 11.2 Block description

11.2.2 UARTi transmit/receive control register 0

Figure 11.2 .3 shows the structure of UARTi transmit/receive control register 0 .

UART0 transmit/receive control register (Address 3416)
UART1 transmit/receive control register (Address 3C ${ }_{16}$ )
UART2 transmit/receive control register (Address B4 ${ }_{16}$ )


| Bit | Bit name | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | BRG count source select bits | b1 b0 <br> 00 : Clock f ${ }_{2}$ <br> 01 : Clock fi6 <br> 10 : Clock f64 <br> 11 : Clock $\mathrm{f}_{512}$ | 0 | RW |
| 1 |  |  | 0 | RW |
| 2 | $\overline{\mathrm{CTS}} / \overline{\mathrm{RTS}}$ function select bit <br> (Note 1) | 0 : The $\overline{\mathrm{CTS}}$ function is selected. <br> 1 : The RTS function is selected. | 0 | RW |
| 3 | Transmit register empty flag | 0 : Data is present in the transmit register. (Transmission is in progress.) <br> 1 : No data is present in the transmit register. (Transmission is completed.) | 1 | RO |
| 4 | $\overline{\mathrm{CTS}} / \mathrm{RTS}$ enable bit | 0 : The $\overline{\mathrm{CTS}} / \overline{\mathrm{RTS}}$ function is enabled. <br> 1 : The $\overline{\mathrm{CTS}} / \overline{\mathrm{RTS}}$ function is disabled. | 0 | RW |
| 5 | UARTi receive interrupt mode select bit | 0 : Reception interrupt <br> 1 : Reception error interrupt | 0 | RW |
| 6 | CLK polarity select bit (This bit is used in the clock synchronous serial I/O mode.) <br> (Note 2) | 0 : At the falling edge of the transfer clock, transmit data is output; at the rising edge of the transfer clock, receive data is input. When not in transferring, pin CLKi's level is "H." <br> 1 : At the falling edge of the transfer clock, transmit data is output; at the falling edge of the transfer clock, receive data is input. <br> When not in transferring, pin CLKi's level is "L." | 0 | RW |
| 7 | Transfer format select bit (This bit is used in the clock synchronous serial I/O mode.) <br> (Note 2) | 0 : LSB (Least Significant Bit) first <br> 1 : MSB (Most Significant Bit) first | 0 | RW |

Notes 1: Valid when the $\overline{C T S} / \overline{R T S}$ enable bit (bit 4 ) is " 0 " and $\overline{C T S} / \overline{R T S}$ i separate select bit (bit 0,1 , or 4 at address $\mathrm{AC}_{16}$ ) is " 0 ." 2: Fix these bits to " 0 " in the UART mode or when serial I/O is disabled.

Fig. 11.2.3 Structure of UARTi transmit/receive control register 0
(1) BRG count source select bits (bits 0 and 1)

Refer to section "11.2.1 (2) Internal/External clock select bit."
(2) $\overline{\mathrm{CTS}} / \mathrm{RTS}$ function select bit (bit 2)

Refer to section "11.2.10 CTS/RTS function."
(3) Transmit register empty flag (bit 3)

This flag is cleared to " 0 " when the UARTi transmit buffer register's contents have been transferred to the UARTi transmit register. When transmission has been completed and the UARTi transmit register becomes empty, this flag is set to "1."
(4) $\overline{\mathrm{CTS}} / \mathrm{RTS}$ enable bit (bit 4)

Refer to section "11.2.10 CTS/RTS function."
(5) UARTi receive interrupt mode select bit (bit 5)

Refer to section "11.2.7 (2) Interrupt request bit."
(6) CLK polarity select bit (bit 6)

Refer to section "11.3.1 (3) Polarity of transfer clock."
(7) Transfer format select bit (bit 7)

Refer to section "11.3.2 Transfer data format."

### 11.2 Block description

11.2.3 UARTi transmit/receive control register 1

Figure 11.2 .4 shows the structure of UARTi transmit/receive control register 1.

UART0 transmit/receive control register 1 (Address 3516)
UART1 transmit/receive control register 1 (Address 3D ${ }_{16}$ )
UART2 transmit/receive control register 1 (Address B516)
b7 b6 b5 b4 b3 b2 b1 b0


| Bit | Bit name | Function | At reset | R/W |
| :---: | :--- | :--- | :---: | :---: |
| 0 | Transmit enable bit | $0:$ Transmission disabled <br> $1:$ Transmission enabled | 0 | RW |
| 1 | Transmit buffer empty flag | $0:$ Data is present in the transmit buffer register <br> $1:$ No data is present in the transmit buffer register | 1 | RO |
| 2 | Receive enable bit | $0:$ Reception disabled <br> $1:$ Reception enabled | 0 | RW |
| 3 | Receive complete flag | $0:$ No data is present in the receive buffer register <br> $1:$ Data is present in the receive buffer register | 0 | RO |
| 4 | Overrun error flag | $0:$ No overrun error <br> $1:$ Overrun error detected | 0 | RO |
| 5 | Framing error flag <br> (Valid in UART mode) | (Note) | $0:$ No framing error <br> $1:$ Framing error detected | 0 |
| 6 | Parity error flag <br> (Valid in UART mode) | (Note) | $0:$ No parity error <br> $1:$ Parity error detected | 0 |
| 7 | Error sum flag <br> (Valid in UART mode) | (Note) | $0:$ No error <br> $1:$ Error detected | 0 |

Note: Bits 5 to 7 are invalid in the clock synchronous serial I/O mode.

Fig. 11.2.4 Structure of UARTi transmit/receive control register 1

### 11.2 Block description

(1) Transmit enable bit (bit 0)

By setting this bit to "1," UARTi enters the transmission-enabled state. By clearing this bit to "0" during transmission, UARTi enters the transmission-disabled state after the transmission which was in progress at that time is completed.
(2) Transmit buffer empty flag (bit 1)

This flag is set to " 1 " when data set in the UARTi transmit buffer register has been transferred from the UARTi transmit buffer register to the UARTi transmit register. This flag is cleared to "0" when data has been set in the UARTi transmit buffer register.
(3) Receive enable bit (bit 2)

By setting this bit to "1," UARTi enters the reception-enabled state. By clearing this bit to "0" during reception, UARTi quits the reception immediately and enters the reception-disabled state.
(4) Receive complete flag (bit 3)

This flag is set to " 1 " when data has been ready in the UARTi receive register and that has been transferred to the UARTi receive buffer register (i.e., when reception is completed). This flag is cleared to " 0 " in one of the following cases:

- When the low-order byte of the UARTi receive buffer register has been read out
- When the receive enable bit (bit 2) has been cleared to " 0 "
(5) Overrun error flag (bit 4)

Refer to section "11.3.7 Processing on detecting overrun error" and "11.4.7 Processing on detecting error."
(6) Framing error flag, Parity error flag, Error sum flag (bits 5 to 7) Refer to section "11.4.7 Processing on detecting error."

### 11.2 Block description

11.2.4 UARTi transmit register and UARTi transmit buffer register

Figure 11.2 .5 shows the block diagram for the transmitter; Figure 11.2 .6 shows the structure of UARTi transmit buffer register.


Fig. 11.2.5 Block diagram for transmitter

| UARTO | ransmit buffer regis | 3316, 3216) (b | $\begin{aligned} & \text { (b8) } \\ & \text { b0 b7 } \end{aligned}$ |  | b0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| UART1 | ransmit buffer register | $3 \mathrm{~B}_{16}, 3 \mathrm{~A}_{16}$ | b0 1 |  | b0 |
| UART2 | ansmit buffer register | B316, B216) | 1 |  |  |
| Bit |  | Function |  | At reset | R/W |
| 8 to 0 | Transmit data is set. |  |  | Undefined | WO |
| 15 to 9 | Nothing is assigned. |  |  | Undefined | - |

Note: Use the MOVM (MOVMB) or STA (STAB, STAD) instruction for writing to this register.

Fig. 11.2.6 Structure of UARTi transmit buffer register

Transmit data is set into the UARTi transmit buffer register. Set the transmit data into the low-order byte of this register when the microcomputer operates in the clock synchronous serial I/O mode or when a 7bit or 8 -bit length of transfer data is selected in the UART mode. When a 9 -bit length of transfer data is selected in the UART mode, set the transmit data into the UARTi transmit buffer register as follows:

- Bit 8 of the transmit data into bit 0 of high-order byte of this register.
- Bits 7 to 0 of the transmit data into the low-order byte of this register.

The transmit data which has been set in the UARTi transmit buffer register is transferred to the UARTi transmit register when the transmission conditions are satisfied, and then it is output from the TxDi pin synchronously with the transfer clock. The UARTi transmit buffer register becomes empty when the data set in the UARTi transmit buffer register has been transferred to the UARTi transmit register. Accordingly, the user can set the next transmit data.

When the "MSB first" is selected in the clock synchronous serial I/O mode, bit position of set data is reversed, and then the data of which bit position was reversed will be written, as a transmit data, into the UARTi transmit buffer register. (Refer to section "11.3.2 Transfer data format.") Transmit operation itself is the same whichever format is selected, "LSB first" or "MSB first."
When quitting the transmission which is in progress and setting the UARTi transmit buffer register again, follow the procedure described bellow:
(1) Clear the serial I/O mode select bits (bits 2 to 0 at addresses $3016,38{ }_{16}$ and $\mathrm{BO}{ }_{16}$ ) to " 000 2" (serial I/O disabled).
(2) Set the serial I/O mode select bits again.
(3) Set the transmit enable bit (bit 0 at addresses $3516,3 D_{16}$ and $\mathrm{B} 5_{16}$ ) to "1" (transmission enabled) and set transmit data in the UARTi transmit buffer register.

### 11.2 Block description

11.2.5 UARTi receive register and UARTi receive buffer register

Figure 11.2 .7 shows the block diagram of the receiver; Figure 11.2 .8 shows the structure of UARTi receive buffer register.


Fig. 11.2.7 Block diagram of receiver

UART0 receive buffer register (Addresses 37 ${ }_{16}$, 3616) (b15) UART1 receive buffer register (Addresses $3 \mathrm{~F}_{16}, 3 \mathrm{E}_{16}$ ) UART2 receive buffer register (Addresses B716, $\mathrm{B} 6_{16}$ )
 b0 b7 b0

| Bit | Function | At reset | R/W |
| :---: | :--- | :---: | :---: |
| 8 to 0 | Receive data is read out from here. | Undefined | RO |
| 15 to 9 | The value is "0" at reading. | 0 | - |

Fig. 11.2.8 Structure of UARTi receive buffer register

The UARTi receive register is used to convert serial data, which is input to the RxDi pin, into parallel data. This register takes in the signal input to the RxDi pin, bit by bit, synchronously with the transfer clock. The UARTi receive buffer register is used to read out receive data. When reception has been completed, the receive data taken in the UARTi receive register is automatically transferred to the UARTi receive buffer register. Note that the contents of the UARTi receive buffer register is updated when the next data has been ready in the UARTi receive register before the data transferred to the UARTi receive buffer register is read out. (i.e., an overrun error occurs.)
When "MSB first" is selected in the clock synchronous serial I/O mode, bit position of data in the UARTi receive buffer register is reversed, and then the data of which bit position was reversed will be read out as receive data. (Refer to section "11.3.2 Transfer data format.") Receive operation itself is the same whichever format is selected, "LSB first" or "MSB first."
The UARTi receive buffer register is initialized by setting the receive enable bit (bit 2 at addresses $35_{16}$, $3 D_{16}$ and $B 5_{16}$ ) to " 1 " after clearing it to " 0. ."
Figure 11.2.9 shows the contents of the UARTi receive buffer register at reception completed.


Fig. 11.2.9 Contents of UARTi receive buffer register at reception completed

### 11.2 Block description

### 11.2.6 UARTi baud rate register (BRGi)

The UARTi baud rate register ( BRGi ) is an 8 -bit timer exclusively used for UARTi to generate a transfer clock. It has a reload register. Assuming that the value set in the BRGi is " n " ( $\mathrm{n}=$ " $00_{16}$ " to " $\mathrm{FF} \mathrm{F}_{16}$ "), the BRGi divides the count source frequency by $(n+1)$.
In the clock synchronous serial I/O mode, the BRGi is valid when an internal clock is selected, and the BRGi's output divided by 2 becomes the transfer clock. In the UART mode, the BRGi is always valid, and the BRGi's output divided by 16 becomes the transfer clock.
The data written to the BRGi is written to both the timer and the reload register whichever transmission/ reception is in progress or not. Accordingly, writing to these register must be performed while transmission/ reception halts.
Figure 11.2.10 shows the structure of the UARTi baud rate register (BRGi); Figure 11.2.11 shows the block diagram of transfer clock generating section.

UART0 baud rate register (BRG0) (Address $31_{16}$ )
UART1 baud rate register (BRG1) (Address 39 ${ }_{16}$ ) UART2 baud rate register (BRG2) (Address B1 ${ }_{16}$ )


| Bit | Function | At reset | R/W |
| :---: | :---: | :---: | :---: |
| 7 to 0 | Any value in the range from " 0016 " to " $F F_{16}$ " can be set. <br> Assuming that the set value $=n$, BRGi divides the count source frequency by $(\mathrm{n}+1)$. | Undefined | WO |

Note: Writing to this register must be performed while the transmission/reception halts.
Use the MOVM (MOVMB) or STA (STAB, STAD) instruction for writing to this register.

Fig. 11.2.10 Structure of UARTi baud rate register (BRGi)


Fig. 11.2.11 Block diagram of transfer clock generating section
11.2.7 UARTi transmit interrupt control and UARTi receive interrupt control registers

When using UARTi, 2 types of interrupts (UARTi transmit and UARTi receive interrupts) can be used. Each interrupt has its corresponding interrupt control register. Figure 11.2 .12 shows the structure of UARTi transmit interrupt control and UARTi receive interrupt control registers.
For details about these interrupts, refer to "CHAPTER 6. INTERRUPTS."
For the UARTi receive interrupt, a receive or receive error interrupt can be selected by the UARTi receive interrupt mode selected bit (bit 5 at addresses $34_{16}$, $3 \mathrm{C}_{16}$ and $\mathrm{B} 4_{16}$ ).

UART0 transmit interrupt control register (Address $71{ }_{16}$ )
UART0 receive interrupt control register (Address 7216)
UART1 transmit interrupt control register (Address 7316)
UART1 receive interrupt control register (Address 7416)
UART2 transmit interrupt control register (Address F116)
UART2 receive interrupt control register (Address F2 ${ }_{16}$ )


| Bit | Bit name | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Interrupt priority level select bits | b2 b1 b0 <br> 000 : Level 0 (Interrupt disabled) <br> 001 : Level 1 <br> 010 : Level 2 <br> 011 : Level 3 <br> 100 : Level 4 <br> 101 : Level 5 <br> 110 : Level 6 <br> 111 : Level 7 | 0 | RW |
| 1 |  |  | 0 | RW |
| 2 |  |  | 0 | RW |
| 3 | Interrupt request bit | 0 : No interrupt requested <br> 1 : Interrupt requested | 0 | RW (Note) |
| 7 to 4 | Nothing is assigned. |  | Undefined | - |

Note: When writing to this bit, use the MOVM (MOVMB) or STA (STAB, STAD) instruction.

Fig. 11.2.12 Structure of UARTi transmit interrupt control and UARTi receive interrupt control registers

## SERIAL I/O

### 11.2 Block description

(1) Interrupt priority level select bits (bits 0 to 2)

These bits select a priority level of the UARTi transmit interrupt or UARTi receive interrupt. When using UARTi transmit/receive interrupts, select one of the priority levels (1 to 7). When a UARTi transmit/receive interrupt request occurs, its priority level is compared with the processor interrupt priority level (IPL). The requested interrupt is enabled only when its priority level is higher than the IPL. (However, this applies when the interrupt disable flag (I) = "0.") To disable UARTi transmit/ receive interrupts, be sure to set these bits to "0002" (level 0).
(2) Interrupt request bit (bit 3)

The UARTi transmit interrupt request bit is set to " 1 " when data has been transferred from the UARTi transmit buffer register to the UARTi transmit register.
The UARTi receive interrupt request bit functions as below:

■ When receive interrupt is selected (bit $5=0$ at addresses $34_{16}$, 3C $_{16}$, B4 $_{16}$ )
The UARTi receive interrupt request bit is set to " 1 " when data has been transferred from the UARTi receive register to the UARTi receive buffer register.
(However, the UARTi receive interrupt request bit does not change when an overrun error has occurred.)

■ When receive error interrupt is selected (bit $5=1$ at addresses $34_{16}, 3 C_{16}, B_{4}$ )
The UARTi receive interrupt request bit is set to "1" when an error (an overrun error in the clock synchronous serial I/O mode; an overrun error, framing error, or parity error in UART mode) has occurred.

Each interrupt request bit is automatically cleared to " 0 " when its corresponding interrupt request has been accepted. This bit can be set to " 1 " or cleared to "0" by software.

### 11.2.8 Serial I/O pin control register

Figure 11.2 .13 shows the structure of the seral I/O pin control register.

| Serial I/O pin control register (Address $\mathrm{AC}_{16}$ ) |  |  | b7 b6 b5 b4 b3 b2 b1 b0 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |
| Bit | Bit name | Function |  | At reset | R/W |
| 0 | $\overline{\mathrm{CTSo}} / \overline{\mathrm{RTS}}$ o separate select bit (Note) | $0: \overline{\mathrm{CTS}} / \overline{\mathrm{RTS}} 0$ are used together. <br> $1: \overline{C T S} 0 / \overline{R_{S}} 0$ are separated. |  | 0 | RW |
| 1 | $\overline{\mathrm{CTS}} 1 / \mathrm{RTS}_{1}$ separate select bit (Note) | $0: \overline{\mathrm{CTS}_{1}} / \overline{\mathrm{RTS}} 1$ <br> $1: \overline{\mathrm{CTS}_{1}} / \overline{\mathrm{RTS}_{1}^{1}}$ are separated. |  | 0 | RW |
| 2 | TxDo/P1 ${ }_{3}$ switch bit | 0 : Functions as TxDo. <br> 1 : Functions as $\mathrm{P1}_{3}$. |  | 0 | RW |
| 3 | TxD1/P17 switch bit | 0 : Functions as $\mathrm{TxD}_{1}$. <br> 1 : Functions as $\mathrm{P}_{1}$. |  | 0 | RW |
| 4 | $\overline{\mathrm{CTS}} / \overline{\mathrm{RTS}} 2$ separate select bit (Note) | $0: \overline{\mathrm{CTS}_{2}} / \overline{\mathrm{RTS}} \mathrm{S}_{2}$ are used together. <br> $1: \overline{C_{T S}} / \overline{R_{T S}} 2$ are separated. |  | 0 | RW |
| 5 | TxD2/P83 switch bit | 0 : Functions as TxD2. <br> 1 : Functions as $\mathrm{P}_{3}$. |  | 0 | RW |
| 7, 6 | The value is " 00 " at reading. |  |  | 0 | - |

Note: Valid when the CTS/RTS enable bit (bit 4 at addresses $34_{16}, 3 \mathrm{C}_{16}$, and $\mathrm{B} 4_{16}$ ) is " 0 ."

Fig. 11.2.13 Structure of serial I/O pin control register
(1) $\overline{\mathrm{CTS}_{0}} / \overline{\mathrm{RTS}_{0}}$ separate select bit (bit 0 )

Refer to section "11.2.10 CTS/RTS function."
(2) $\overline{\mathrm{CTS}}_{1} / \overline{\mathrm{RTS}_{1}}$ separate select bit (bit 1)

Refer to section "11.2.10 $\overline{\mathrm{CTS}} / \overline{\mathrm{RTS}}$ function."
(3) $\mathrm{TxD}_{0} / \mathrm{P}_{1}$ switch bit (bit 2)

When this bit is set to "1," the $T_{x D}$ pin functions as a programmable I/O port pin ( $\mathrm{P} 1_{3}$ ). When only reception is performed, the $\mathrm{TxD}_{0}$ pin can be used as the $\mathrm{P} 1_{3}$ pin. When performing transmission, be sure to clear this bit to "0."
(4) $\mathrm{TxD}_{1} / \mathrm{P}_{17}$ switch bit (bit 3)

When this bit is set to "1," the $\mathrm{TxD}_{1}$ pin functions as a programmable I/O port pin ( $\mathrm{P} 1_{7}$ ). When only reception is performed, the $\mathrm{Tx}_{1}$ pin can be used as the $\mathrm{P} 1_{7}$ pin. When preforming transmission, be sure to clear this bit to " 0 ."
(5) $\quad \mathrm{CTS}_{2} / \overline{\mathrm{RTS}_{2}}$ separate select bit (bit 4)

Refer to section "11.2.10 CTS/RTS function."
(6) $\mathrm{TxD}_{2} / \mathrm{P} 8_{3}$ switch bit (bit 5)

When this bit is set to "1," the TxD2 pin functions as a programmable I/O port pin (P83). When only reception is performed, the $\mathrm{TxD}_{2}$ pin can be used as the P 83 pin. When preforming transmission, be sure to clear this bit to " 0 ."

### 11.2 Block description

11.2.9 Port P1 direction register, Port P8 direction register
$\mathrm{I} / \mathrm{O}$ pins for serial I/O are multiplexed with port P 1 and P 8 pins. When using pins $\mathrm{P} 1_{1}, \mathrm{P} 1_{2}, \mathrm{P} 1_{5}, \mathrm{P} 1_{6}, \mathrm{P} 8_{1}$, and P 82 as serial $\mathrm{I} / \mathrm{O}$ 's input pins ( $\overline{\mathrm{CTS}} \mathrm{i}, \mathrm{Rx} \mathrm{D}_{\mathrm{i}}$ ), clear the corresponding bits of the port P1 and port P8 direction registers to " 0 " in order to set these pins for the input mode. When using these pins as other serial I/O's pins ( $\overline{\mathrm{CTS}} / \overline{\mathrm{RTS}} \mathrm{i}, \mathrm{CLK} \mathrm{K}_{\mathrm{i}}, \mathrm{TxD}_{\mathrm{i}}$ ), these pins are forcibly set as I/O pins for serial I/O regardless of the port P1 and port P8 direction registers' contents. Figure 11.2.14 shows the relationship between the port P1 and port P8 direction registers and serial I/O's I/O pins. For details, refer to the description of each operating mode.

Port P1 direction register (Address 516)


| Bit | Corresponding pin name | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Pin $\overline{\mathrm{CTS}} / \overline{\mathrm{RTS}}$ | 0 : Input mode <br> 1 : Output mode <br> When using pins $\mathrm{P} 1_{1}, \mathrm{P} 1_{2}, \mathrm{P} 1_{5}$, and $\mathrm{P} 1_{6}$ as serial I/O's input pins ( $\overline{\mathrm{CTS}} \mathbf{0}, \mathrm{RxD} \mathrm{D}_{0}, \overline{\mathrm{CTS}} 1, \mathrm{RxD}_{1}$ ), clear the corresponding bits to " 0 ." | 0 | RW |
| 1 | Pin $\overline{\mathrm{CTS}} / \mathrm{CLLK}_{0}$ |  | 0 | RW |
| 2 | Pin RxDo |  | 0 | RW |
| 3 | Pin $\mathrm{TxD}_{0}$ |  | 0 | RW |
| 4 | Pin $\overline{\mathrm{CTS}} / / \overline{\mathrm{RTS}_{1}}$ |  | 0 | RW |
| 5 | Pin $\overline{\mathrm{CTS}} / \mathrm{CLK}_{1}$ |  | 0 | RW |
| 6 | Pin RxD ${ }_{1}$ |  | 0 | RW |
| 7 | Pin $\mathrm{TxD}_{1}$ |  | 0 | RW |

Port P8 direction register (Address 1416)


| Bit | Corresponding pin name | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Pin $\overline{\mathrm{CTS}_{2}} / \overline{\mathrm{RTS}_{2}}$ ( $\mathrm{Pin} \mathrm{AN}_{8} / \mathrm{DA}_{1}$ ) <br> (Note 1) | 0 : Input mode <br> 1 : Output mode | 0 | RW |
| 1 | Pin $\overline{\mathrm{CTS}} / \mathrm{CLK}_{2}$ (Pin AN9) | When using pins P 81 and $\mathrm{P} 8{ }_{2}$ as serial $\mathrm{I} / \mathrm{O}$ 's input pins ( $\overline{\mathrm{CTS}} \mathrm{S}_{2}, \mathrm{RxD}_{2}$ ), clear the corresponding bits to "0." | 0 | RW |
| 2 | Pin RxD2 ( $\operatorname{Pin} \mathrm{AN}{ }_{10}$ ) |  | 0 | RW |
| 3 | Pin TxD2 (Pin AN ${ }_{11}$ ) |  | 0 | RW |
| 7 to 4 | Nothing is assigned. |  | Undefined | - |

Notes 1: When using pin $\overline{\mathrm{CTS}_{2} /} / \overline{\mathrm{RTS}} 2$, be sure that the $\mathrm{D}-\mathrm{A}_{1}$ output enable bit (bit 1 at address 9616 ) = " 0 " (output disabled). 2: ( ) shows the I/O pins of other internal peripheral devices which are multiplexed.

Fig. 11.2.14 Relationship between port P1 and port P8 direction registers and serial I/O's I/O pins

### 11.2.10 $\overline{\mathrm{CTS}} / \overline{\mathrm{RTS}}$ function

When the CTS function is selected, the signal input to the CTSi pin must be at "L" level. (This is one of the transmit conditions.)
When the RTS function is selected, the RTSi pin outputs the following signals:

## (1) Clock synchronous serial I/O mode

When the receive enable bit (bit 2 at addresses $35_{16}, 3 \mathrm{D}_{16}, \mathrm{~B} 5_{16}$ ) $=$ " 0 " (reception disabled), the RTS pin outputs " H " level.
When the receive enable bit = " 0 " (reception disabled), the RTSi pin outputs "L" level by setting the receive enable bit to " 1, " or by reading the low-order byte of the UARTi receive buffer register.
When the receive enable bit = " 1 " (continuously reception), the RTSi pin outputs "L" level by reading the low-order byte of the UARTi receive buffer register.
When reception has started, the $\overline{\mathrm{RTS}} \mathrm{p}$ pin outputs " H " level.
When an internal clock is selected (bit 3 at addresses $30_{16}, 38_{16}, \mathrm{~B} 0_{16}=$ " 0 "), do not select the $\overline{\mathrm{RTS}}$ function because the RTS output is undefined.

## (2) UART mode

When the receive enable bit (bit 2 at addresses $35_{16,} 3 D_{16}, B 5_{16}$ ) $=$ " 0 " (reception disabled), the $\overline{R T S}_{i}$ pin outputs " H " level.
When the receive enable bit = " 0 " (reception disabled), the RTSi pin outputs " L " level by setting the receive enable bit to " 1 ," or by reading the low-order byte of the UARTi receive buffer register. When the receive enable bit = "1" (continuously reception), the RTSi pin outputs "L" level by reading the low-order byte of the UARTi receive buffer register.
When reception has started, the RTSi pin outputs " H " level.
Selection of the $\overline{\mathrm{CTS}} / \overline{\mathrm{RTS}}$ function depends on the following bits.
$\cdot \overline{\mathrm{CTS}} / \mathrm{RTS}$ function select bit (bit 2 at addresses $34_{16}, 3 \mathrm{C}_{16}, \mathrm{~B} 4_{16}$ : see Figure 11.2.3.)
$\cdot \overline{\mathrm{CTS}} / \overline{\mathrm{RTS}}$ enable bit (bit 4 at addresses $34_{16}, 3 \mathrm{C}_{16}$, B4 ${ }_{16}$ : see Figure 11.2.3.)
-CTSo/RTSo separate select bit (bit 0 at address $\mathrm{AC}_{16}$ : see Figure 11.2.13.)

- $\mathrm{CTS}_{1} / \mathrm{RTS}_{1}$ separate select bit (bit 1 at address $\mathrm{AC}_{16}$ : see Figure 11.2.13.)
$\cdot \overline{\mathrm{CTS}} / \mathrm{RTS}_{2}$ separate select bit (bit 4 at address $\mathrm{AC}_{16}$ : see Figure 11.2.13.)
Table 11.2.1 lists the selection of the $\overline{\mathrm{CTS}} / \overline{\mathrm{RTS}}$ function.


### 11.2 Block description

Table 11.2.1 Selection of CTS/RTS function

| $\overline{\mathrm{CTS} / \mathrm{RTS} \text { enable bit }}$ |  | 0 |  |  | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{CTS}} / \overline{\mathrm{RTS}}$ i separate select bit |  | 0 |  | 1 | $\times$ |
| $\overline{\overline{\mathrm{CTS}} / \overline{\mathrm{RTS}} \text { function select bit }}$ |  | 0 | 1 | $\times$ | $\times$ |
|  | $\mathrm{P} 10 / \overline{\mathrm{CTS}} / \overline{\mathrm{RTS}} 0$ pin | CTSo | RTSo | $\overline{\mathrm{RTS}}$ | P10 |
|  | $\mathrm{P} 1_{1} / \overline{\mathrm{CTS}} / \mathrm{CLK}_{0}$ pin | P1 ${ }_{1}$ or CLK ${ }_{0}$ | $\mathrm{P} 1{ }_{1}$ or CLK0 | $\overline{\mathrm{CTS}} \mathbf{0}$ (Notes 2, 3) | $\mathrm{P} 1_{1}$ or CLK 0 |
|  | $\mathrm{P}_{14} / \overline{\mathrm{CTS}} 1 / \overline{\mathrm{RTS}_{1}}$ pin | $\overline{C T S}_{1}$ | $\overline{\mathrm{RTS}} 1$ | $\overline{\mathrm{RTS}}_{1}$ | P14 |
|  | ${\mathrm{P} 11_{5} / \overline{\mathrm{CTS}_{1}} / \mathrm{CLK}_{1} \text { pin }}^{\text {P }}$ | $\mathrm{P}_{15}$ or CLK ${ }_{1}$ | $\mathrm{P}_{15}$ or CLK ${ }_{1}$ | $\overline{\mathrm{CTS}}{ }_{1}($ Notes 2, 3) | $\mathrm{P}_{15}$ or CLK ${ }_{1}$ |
|  | P8o/AN $/ \overline{C T S}_{2} / \mathrm{RTS}_{2} / \mathrm{DA}_{1}$ pin (Note1) | $\mathrm{CTS}_{2}$ | $\overline{\mathrm{RTS}} 2$ | RTS 2 | $\mathrm{P} 80, \mathrm{AN}_{8}$, or $\mathrm{DA}_{1}$ |
|  | P81/AN9/ETS $/ \mathrm{CLK}_{2}$ pin | P81, $\mathrm{AN}_{9}$ or $\mathrm{CLK}_{2}$ | P81, AN9 or CLK 2 | $\overline{\mathrm{CTS}}$ (Notes 2, 3) | P81, AN9, or CLK 2 |

$X$ : It may be either " 0 " or " 1 ."
Notes 1: When using the $\overline{\mathrm{CTS}} / \overline{\mathrm{RTS}} 2$ pin, be sure that the $\mathrm{D}-\mathrm{A}_{1}$ output enable bit (bit 1 at address $96_{16}$ ) $=$ " 0 " (output disabled).
2: When using the $\mathrm{P} 1_{1}, \mathrm{P} 1_{5}$, or P 81 pin as the $\overline{\mathrm{CTS}}$ pin, be sure to clear the corresponding bit of the port P1 or port P8 direction register to "0."
3: When $\overline{\mathrm{CTS}} / / \overline{\mathrm{RTS}} \mathrm{S}_{\mathrm{i}}$ separation is selected, the CLKi pin cannot be used. Accordingly, $\overline{\mathrm{CTS}} / / \overline{\mathrm{RTS}} \mathrm{i}$ cannot be separated in the clock synchronous serial I/O mode. When separating CTSi/RTSi in UART mode, be sure to select an internal clock.

### 11.3 Clock synchronous serial I/O mode

Table 11.3.1 lists the performance overview in the clock synchronous serial I/O mode, and Table 11.3.2 lists the functions of I/O pins in this mode.

Table 11.3.1 Performance overview in clock synchronous serial I/O mode

| Item | Functions |
| :--- | :--- |
| Transfer data format | Transfer data has a length of 8 bits. <br>  |
| Transfer rate | When selecting internal clock |
|  | BRGi's output divided by 2 |
|  | When selecting external clock |
| Transmit/Receive control | Maximum 5 Mbps |

Table 11.3.2 Functions of I/O pins in clock synchronous serial I/O mode

| Pin name | Functions | Method of selection |
| :---: | :---: | :---: |
| TxDi ${ }^{\left(\mathrm{P}_{1}, \mathrm{P} 1_{7}, \mathrm{P} 8_{3}\right)}$ | Serial data output pin | $\mathrm{TxD} \mathrm{D}_{0} / \mathrm{P}_{3}, \mathrm{TxD}_{1} / \mathrm{P} 1_{7}$, or $\mathrm{TxD}_{2} / \mathrm{P}_{3}$ switch bit $=$ " 0 " (Dummy data is output when performing only reception.) (Note) |
|  | Programmable l/O port pin | $\mathrm{TxD} / \mathrm{P}_{3}, \mathrm{TxD}_{1} / \mathrm{P} 1_{7}$, or $\mathrm{TxD}_{2} / \mathrm{P} 8_{3}$ switch bit $=$ " 1 " |
| RxDi ${ }^{(P 12, P 16, ~ P 82) ~}$ | Serial data input pin | Port P1 or P8 direction register's corresponding bit = "0" |
|  | Programmable l/O port pin | - (Can be used as an I/O port pin when performing only transmission.) |
| $\mathrm{CLK}_{\mathrm{i}}\left(\mathrm{P} 1_{1}, \mathrm{P} 1_{5}, \mathrm{P} 8_{1}\right)$ | Transfer clock output pin | Internal/External clock select bit $=$ "0" |
|  | Transfer clock input pin | Internal/External clock select bit $=$ "1" |
| $\begin{aligned} & \overline{\mathrm{CTS}}, \overline{\mathrm{RTS}} \\ & \left(\mathrm{P} 1_{0}, \mathrm{P} 1_{1}, \mathrm{P} 1_{4}, \mathrm{P} 1_{5},\right. \\ & \left.\mathrm{P} 80, \mathrm{P} 8_{1}\right) \end{aligned}$ | $\overline{\mathrm{CTS}}$ input pin | See Table 11.2.1. |
|  | $\overline{\mathrm{RTS}}$ output pin |  |
|  | Programmable I/O port |  |

Port P1 direction register: address 0516
Port P8 direction register: address 1416
Internal/External clock select bit: bit 3 at addresses $30_{16}, 38_{16}, \mathrm{BO}_{16}$
$\mathrm{TxD} \mathrm{D}_{0} / \mathrm{P}_{13}$ switch bit: bit 2 at address $\mathrm{AC}_{16}$
$\mathrm{TxD}_{1 / \mathrm{P}}^{17}{ }_{7}$ switch bit: bit 3 at address $\mathrm{AC}_{16}$
$\mathrm{TxD}_{2} / \mathrm{P}_{3}$ switch bit: bit 5 at address $\mathrm{AC}_{16}$
Note: The TxDi pin outputs "H" level until transmission starts after UARTi's operating mode is selected.

### 11.3.1 Transfer clock (Synchronizing clock)

Data transfer is performed synchronously with a transfer clock. For the transfer clock, the following selection is possible:

- Whether to generate a transfer clock internally or to input it from the external.
- Polarity of transfer clock.

The transfer clock is generated by operation of the transmit control circuit. Accordingly, even when performing only reception, set the transmit enable bit to " 1 ," and set dummy data in the UARTi transmit buffer register in order to make the transmit control circuit active.

## (1) Internal generation of transfer clock

The count source selected with the BRG count source select bits is divided by the BRGi, and the BRGi output is further divided by 2 . This divided output is the transfer clock. The transfer clock is output from the CLKi pin.

Transfer clock's frequency $=\frac{f_{i}}{2(n+1)} \quad f_{i}$ : Frequency of BRGi's count source $\left(f_{2}, f_{16}, f_{64}\right.$, or $\left.f_{512}\right)$
$2(\mathrm{n}+1) \quad \mathrm{n}$ : Setting value of BRGi

### 11.3 Clock synchronous serial I/O mode

(2) Input of transfer clock from the external

A clock input from the CLKi pin becomes the transfer clock.
(3) Porarity of transfer clock

As shown in Figure 11.3.1, the polarity of the transfer clock can be selected by the CLK polarity select bit (bit 6 at addresses $34_{16}, 3 \mathrm{C}_{166}$, $\mathrm{B} 4_{16}$ ).

CLK polarity select bit $=0$

*The transmit data is output to the TxDi pin at the falling edge of a transfer clock, and the receive data is input from the RxDi pin at the rising edge of the transfer clock.
The level at the CLKi pin is " H " when the transfer is not performed.

CLK polarity select bit $=1$

*The transmit data is output to the TxDi pin at the rising edge of a transfer clock, and the receive data is input from the RxDi pin at the falling edge of the transfer clock.
The level at the CLKi pin is " $L$ " when the transfer is not performed.

Fig. 11.3.1 Polarity of transfer clock

### 11.3.2 Transfer data format

LSB first or MSB first can be selected as the transfer data format. Table 11.3.3 lists the relationship between the transfer data format and writing/reading to and from the UARTi transmit/receive buffer register. The transfer format select bit (bit 7 at addresses $34_{16}, 3 \mathrm{C}_{16}$, $\mathrm{B} 4_{16}$ ) selects the transfer data format. When this bit is cleared to " 0 ," the set data is written to the UARTi transmit buffer register as the transmit data, as it is. Similarly, the data in the UARTi receive buffer register is read out as the receive data, as it is. (See the upper row in Table 11.3.3.) When this bit is set to "1," each bit's position of set data is reversed, and the resultant data will be written to the UARTi transmit buffer register as the transmit data. Similarly, each bit's position of data in the UARTi receive buffer register is reversed, and the resultant data will be read out as the receive data. (See the lower row in Table 11.3.3.)
Note that only the method of writing/reading to and from the UARTi transmit/receive buffer register is affected by selection of the transfer data format, and that the transmit/receive operation is unaffected by it.

Table 11.3.3 Relationship between transfer data format and writing/reading to and from UARTi transmit/ receive buffer register

| Transfer format select bit | Transfer data format | Writing to UARTi transmit buffer register | Reading from UARTi receive buffer register |
| :---: | :---: | :---: | :---: |
| 0 | LSB $\underset{\text { Least }}{\text { Significant Bit) }}$ first |  | $\begin{array}{ll}\text { Data bus } \begin{array}{l}\text { UARTi receive } \\ \text { buffer register }\end{array} \\ \mathrm{DB}_{7} \longleftarrow & D_{7} \\ \mathrm{DB}_{6} \longleftarrow & D_{6} \\ \mathrm{DB}_{5} \longleftarrow & D_{4} \\ D_{4} \longleftarrow & D_{3} \\ D_{3} \longleftarrow & D_{2} \\ D_{2} \longleftarrow & D_{1} \\ D_{1} \longleftarrow & D_{0} \\ D_{1} \longleftarrow\end{array}$ |
| 1 | MSB (Most $\underset{\substack{\text { Significant Bit) } \\ \text { first }}}{ }=$ (M) |  |  |

## SERIAL I/O

### 11.3 Clock synchronous serial I/O mode

### 11.3.3 Method of transmission

Figure 11.3 .2 shows an initial setting example for relevant registers when transmitting. Transmission is started when all of the following conditions (1) to (3) has been satisfied. When an external clock is selected, satisfy conditions (1) to (3) with the following preconditions satisfied.

## <Preconditions>

The CLKi pin's input is at "H" level (External clock selected, when the CLK polarity select bit = " 0 ")
The CLKi pin's input is at "L" level (External clock selected, when the CLK polarity select bit ="1") Note: When an internal clock is selected, the above preconditions are ignored.
(1) Transmit data is present in the UARTi transmit buffer register (transmit buffer empty flag $=$ " 0 ")
(2) Transmission is enabled (transmit enable bit $=$ " 1 ").
(3) The $\overline{C T S i}$ pin's input is at "L" level (when the $\overline{\mathrm{CTS}}$ function selected).

Note: When the $\overline{\mathrm{CTS}}$ function is not selected, condition (3) is ignored.
By connecting the $\overline{\mathrm{RTS}} \mathrm{p}$ pin (receiver side) and $\overline{\mathrm{CTS}} \overline{\mathrm{C}}_{i}$ pin (transmitter side), the timing of transmission and that of reception can be matched. For details, refer to section "11.3.6 Receive operation."
When using interrupts, it is necessary to set the relevant registers to enable interrupts. For details, refer to "CHAPTER 6. INTERRUPTS."
Figure 11.3 .3 shows the write operation of data after transmission start, and Figure 11.3 .4 shows the detect operation of transmit completion.


Fig. 11.3.2 Initial setting example for relevant registers when transmitting

### 11.3 Clock synchronous serial I/O mode



Fig. 11.3.3 Write operation of data after transmission start


Fig. 11.3.4 Detect operation of transmit completion

### 11.3.4 Transmit operation

When the transmit conditions described in section "11.3.3 Method of transmission" have been satisfied in the case of an internal clock selected, a transfer clock is generated and the following operations are automatically performed after 1 cycle of the transfer clock or less has passed. In the case of an external clock selected, when the transmit conditions have been satisfied and then an external clock is input to the CLKi pin, the following operations are automatically performed:
-The UARTi transmit buffer register's contents are transferred to the UARTi transmit register.
-The transmit buffer empty flag is set to "1."
-The transmit register empty flag is cleared to " 0 ."

- 8 transfer clocks are generated (in the case of an internal clock selected).
-A UARTi transmit interrupt request occurs, and the interrupt request bit is set to " 1. ."

The transmit operations are described below:
(1) Data in the UARTi transmit register is transmitted from the TxDi pin synchronously with the valid edge* of the clock output from or input to the $\mathrm{CLK}_{i}$ pin.
(2) This data is transmitted, bit by bit, sequentially beginning with the least significant bit.
(3) When 1-byte data has been transmitted, the transmit register empty flag is set to "1." This indicates the completion of transmission.

Valid edge* : A falling edge is selected when the CLK polarity select bit = " 0 ."
A rising edge is selected when the CLK polarity select bit $=$ " $1 . "$

Figure 11.3 .5 shows the transmit operation.
When an internal clock is selected, if the transmit conditions for the next data are satisfied at completion of the transmission, the transfer clock is generated continuously. Accordingly, when performing transmission continuously, set the next transmit data to the UARTi transmit buffer register during transmission (when the transmit register empty flag $=$ " 0 "). When the transmit conditions for the next data are not satisfied, the transfer clock stops at "H" level (when the CLK polarity select bit = "0"), or "L" level (when the CLK polarity select bit ="1").
Figures 11.3 .6 and 11.3 .7 show examples of transmit timing.


Note: This applies when the CLK polarity select bit = " 0. ."
When the CLK polarity select bit ="1," data is shifted at the rising edge of the transfer clock.

Fig. 11.3.5 Transmit operation

### 11.3 Clock synchronous serial I/O mode



Fig. 11.3.6 Example of transmit timing (when internal clock and CTS function selected)


Fig. 11.3.7 Example of transmit timing (when internal clock selected and $\overline{C T S}$ function not selected)

### 11.3.5 Method of reception

Figure 11.3 .8 shows an initial setting example for relevant registers when receiving. Reception is started when all of the following conditions (1) to (3) have been satisfied. When an external clock is selected, satisfy conditions (1) to (3) with the following preconditions satisfied.

## <Preconditions>

The CLKi pin's input is at " H " level (External clock selected, when the CLK polarity select bit = " 0 ").
The CLKi pin's input is at "L" level (External clock selected, when the CLK polarity select bit ="1"). Note: When an internal clock is selected, the above preconditions are ignored.
(1) Dummy data is present in the UARTi transmit buffer register (transmit buffer empty flag = " 0 ")
(2) Reception is enabled (receive enable bit $=$ " 1 ").
(3) Transmission is enabled (transmit enable bit $=" 1$ ").

By connecting the $\overline{\mathrm{RTS}}$ pin (receiver side) and $\overline{\mathrm{CTS}} \mathrm{pin}$ (transmitter side), the timing of transmission and that of reception can be matched. For details, refer to section "11.3.6 Receive operation."
When using interrupts, it is necessary to set the relevant registers to enable interrupts. For details, refer to "CHAPTER 6. INTERRUPTS."
Figure 11.3 .9 shows processing after reception is completed.


Fig. 11.3.8 Initial setting example for relevant registers when receiving


Notes 1: When performing the processing after reception is completed, using an interrupt, be sure to select a receive interrupt (UARTi receive interrupt mode select bit = "0.")
2: In the case of an external clock and the RTS function selected, the RTSi output level becomes " $L$ " when the UARTi receive buffer register is read out. Accordingly, when performing reception continuously, be sure to write the dummy data to the UARTi transmit buffer register before reading out the UARTi receive buffer register.
3: This figure shows the bits and registers required for the processing.
See Figure 11.3.12 for the change of flag state and the occurrence timing of an interrupt request.

Fig. 11.3.9 Processing after reception is completed

### 11.3 Clock synchronous serial I/O mode

### 11.3.6 Receive operation

In the case of an internal clock selected, when the receive conditions described in section "11.3.5 Method of reception" have been satisfied, a transfer clock is generated and the reception is started after 1 cycle of the transfer clock or less has passed. In the case of an external clock selected, when the receive conditions have been satisfied, the UARTi enters the receive-enabled state, and then reception will be started when an external clock is input to the CLKi pin.
In the case of an external clock selected, when connecting the $\overline{R_{T}} \mathrm{~S}_{\mathrm{i}}$ pin to the $\overline{\mathrm{CTS}} \mathrm{pin}$ of the transmitter side, the timing of transmission and that of reception can be matched. In the case of an internal clock selected, do not use the $\overline{R T S}$ function. It is because the $\overline{R T S}$ output is undefined in the case of an internal clock selected.
In the case of an external clock and the $\overline{R T S}$ function selected, the $\overline{R T S i}$ pin's output level becomes as described below.

When the receive enable bit $=$ " 0 ," if one of the following is performed, the $\overline{\mathrm{RTS}}$ in's output level becomes "L" and informs of the transmitter side that reception has become enabled:

- The receive enable bit is set to "1."
- The low-order byte of the UARTi receive buffer register is read out.

When the receive enable bit $=$ " 1 ," if the low-order byte of the UARTi receive buffer register is read out, the $\overline{R T S}_{i}$ pin's output level becomes "L."
Accordingly, when performing reception continuously, an overrun occurrence can be avoided because the $\overline{R T S}$ output level does not become "L" until the receive data is read out. When reception has started, the RTSi pin's output level becomes "H."
Figure 11.3 .10 shows a connection example.


Fig. 11.3.10 Connection example

The receive operations are described below:
(1) The signal input to the RxDi pin is taken into the most significant bit of the UARTi receive register synchronously with the valid edge* of the clock output from the CLKi pin or input to the CLKi pin.
(2) The contents of the UARTi receive register are shifted, bit by bit, to the right.
(3) Steps (1) and (2) are repeated at each valid edge of the clock output from the CLKi pin or input to the CLKi pin.
(4) When 1-byte data has been prepared in the UARTi receive register, the contents of this register are transferred to the UARTi receive buffer register.
(5) Simultaneously with step ${ }^{(4)}$, the receive complete flag is set to "1." Additionally, when the receive interrupt is selected (UARTi receive interrupt mode select bit = "0"), a UARTi receive interrupt request occurs and its interrupt request bit is set to " 1 ."

Valid edge* : A rising edge is selected when the CLK polarity select bit $=$ " 0. ."
A falling edge is selected when the CLK polarity select bit = "1."
The receive complete flag is cleared to " 0 " when the low-order byte of the UARTi receive buffer register is read out. Figure 11.3 .11 shows the receive operation, and Figure 11.3 .12 shows an example of receive timing (when an external clock is selected).
When the transfer format select bit is " 1 " (MSB first), each bit's position of this register's contents is reversed, and then the resultant data is read out.

### 11.3 Clock synchronous serial I/O mode



Fig. 11.3.11 Receive operation


Fig. 11.3.12 Example of receive timing (when external clock selected)

### 11.3.7 Processing on detecting overrun error

In the clock synchronous serial I/O mode, an overrun error can be detected.
An overrun error occurs when the next data has been prepared in the UARTi receive register with the receive complete flag = "1" (i.e. data is present in the UARTi receive buffer register) and next data is transferred to the UARTi receive buffer register. In other words, an overrun error occurs when the next data has been prepared before reading out the contents of the UARTi receive buffer register. When an overrun error has occurred, the next receive data is written into the UARTi receive buffer register. Additionally, when the receive error interrupt is selected (UARTi receive interrupt mode select bit = "1"), a UARTi receive interrupt request occurs and its interrupt request bit is set to " 1 ." When the receive interrupt is selected (UARTi receive interrupt mode select bit $=$ " 0 "), the UARTi receive interrupt request bit does not change. An overrun error is detected when data is transferred from the UARTi receive register to the UARTi receive buffer register, and the overrun error flag is set to " 1 ." The overrun error flag is cleared to " 0 " by clearing the receive enable bit to " 0 ."

When an overrun error occurs during reception, be sure to initialize the overrun error flag and UARTi receive buffer register, and then perform reception again. When it is necessary to perform retransmission owing to a receiver-side overrun error which has occurred during transmission, be sure to set the UARTi transmit buffer register again, and start transmission again.
The methods of initializing the UARTi receive buffer register and that of setting the UARTi transmit buffer register again are described below.

## (1) Method of initializing UARTi receive buffer register

(1) Clear the receive enable bit to "0" (reception disabled).
(2) Set the receive enable bit to "1" again (reception enabled).

## (2) Method of setting UARTi transmit buffer register again

(1) Clear the serial I/O mode select bits to " $000 \mathrm{O}_{2}$ " (serial I/O invalidated).
(2) Set the serial I/O mode select bits to "0012" again.
(3) Set the transmit enable bit to "1" (transmission enabled), and set the transmit data to the UARTi transmit buffer register.

## [Precautions for clock synchronous serial I/O mode]

## [Precautions for clock synchronous serial I/O mode]

1. A transfer clock is generated by operation of the transmit control circuit. Accordingly, even when performing only reception, the transmit operation (in other words, setting for transmission) must be performed. In this case, be sure to set as follows. Additionally, in this case, dummy data is output from the $\mathrm{TxD}_{\mathrm{i}}$ pin to the external:

- When performing reception, be sure to enable the reception after dummy data is set to the low-order byte of the UARTi transmit buffer register. Also, be sure to set dummy data at each 1-byte data reception.
- At reception, be sure to set the receive enable bit and transmit enable bit to " 1 " simultaneously.

When performing only reception, if any of the $T_{x} D_{0} / P 1_{3}, T x D_{1} / P 1_{7}$ and $T_{x D} / P 8_{3}$ switch bits (bits 2,3 and 5 at address $\mathrm{AC}_{16}$ ) is set to " 1 ," the corresponding $\mathrm{TxD}_{\mathrm{i}}$ pin can be used as a programmable I/O port pin.
2. When an external clock is selected, with the input level at the CLKi pin = "H" (the CLK polarity select bit $=$ " 0 ") or " $L$ " (the CLK polarity select bit $=" 1$ "), be sure to satisfy all of the following three conditions:

## <At transmission>

(1) Transmit data is written to the UARTi transmit buffer register.
(2) The transmit enable bit is set to "1."
(3) "L" level is input to the CTSi $_{i}$ pin (when the $\overline{C T S}$ function selected).
<At reception>
(1) Dummy data is written to the UARTi transmit buffer register.
(2) The receive enable bit is set to "1."
(3) The transmit enable bit is set to "1."
3. When using the $\overline{C T S} 2 / \mathrm{RTS}_{2}$ pin, be sure that the D-A $\mathrm{A}_{1}$ output enable bit (bit 1 at address $96{ }_{16}$ ) = "0" (output disabled).
4. While the $\overline{\mathrm{CTS}} / \overline{\mathrm{RTS}}$ separation is selected, the CLKi pin cannot be used. Accordingly, in the clock synchronous serial I/O mode, the $\overline{\mathrm{CTS}} / \overline{\mathrm{RTS}} \mathrm{i}$ separation cannot be selected.
5. Writing to the UARTi baud rate register (BRGi) must be performed while transmission/reception halts.
6. When an internal clock is selected, do not use the $\overline{R T S}$ function because the $\overline{R T S}$ output is undefined.
7. When performing transmission, be sure to clear any of the $T_{x} D_{0} / P 1_{3}, T x D_{1} / P 1_{7}$, and $T x D_{2} / P 8_{3}$ switch bits to "0" (bits 2, 3, and 5 at address $\mathrm{AC}_{16}$ ).

### 11.4 Clock asynchronous serial I/O (UART) mode

Table 11.4.1 lists the performance overview in the UART mode, and Table 11.4.2 lists the functions of I/O pins in this mode.

Table 11.4.1 Performance overview in UART mode

| Item |  | Functions |
| :--- | :--- | :--- |
| Transfer data <br> format | Start bit | 1 bit |
|  | Character bit (Transfer data) | 7 bits, 8 bits, or 9 bits |
|  | Parity bit | 0 bit or 1 bit (Odd or Even can be selected.) |
|  | Stop bit | 1 bit or 2 bits |
| Transfer rate | When selecting internal clock | BRGi's output divided by 16 |
|  | When selecting external clock | Maximum 312.5 kbps |
| Error detection | 4 types (overrun, framing, parity, and summing): presence of an <br> error can be detected only by check of the error sum flag. |  |

Table 11.4.2 Functions of I/O pins in UART mode

| Pin name | Functions | Method of selection |
| :---: | :---: | :---: |
| TxDi $\left.{ }^{(P 13, ~} \mathrm{P} 1_{7}, \mathrm{P} 8_{3}\right)$ | Serial data output pin | TxD0/P13, $\mathrm{TxD}_{1} / \mathrm{P} 1_{7}$, or $\mathrm{TxD}_{2} / \mathrm{P} 83{ }_{3}$ switch bit = "0." (Note) |
|  | Programmable I/O port pin | TxD $/$ P1 $1_{3}, \mathrm{TxD}_{1} / \mathrm{P} 1_{7}$, or $\mathrm{TxD}_{2} / \mathrm{P} 8_{3}$ switch bit $=$ "1." |
| $\mathrm{RxD} \mathrm{D}_{\mathrm{i}}\left(\mathrm{P} 1_{2}, \mathrm{P} 1_{6}, \mathrm{P} 8_{2}\right)$ | Serial data input pin | Port P1 or P8 direction register's corresponding bit $=$ " 0 " |
|  | Programmable I/O port pin | - (Can be used as a programmable I/O port pin when performing only transmission.) |
| $\mathrm{CLK}_{\mathrm{i}}\left(\mathrm{P} 1_{1}, \mathrm{P} 1_{5}, \mathrm{P} 8_{1}\right)$ | BRGi's count source input pin | Internal/External clock select bit $=$ "1" |
|  | Programmable I/O port pin | Internal/External clock select bit $=$ "0" |
| $\begin{aligned} & \overline{\mathrm{CTS}} / \overline{\mathrm{RTS}}\left(\mathrm{P} 1_{0}, \mathrm{P} 1_{1},\right. \\ & \left.\mathrm{P} 1_{4}, \mathrm{P} 1_{5}, \mathrm{P} 8_{0}, \mathrm{P} 8_{1}\right) \end{aligned}$ | $\overline{\text { CTS }}$ input pin | See Table 11.2.1. |
|  | RTS output pin |  |
|  | Programmable I/O port pin |  |

Port P1 direction register: address $05_{16}$
Port P8 direction register: address $14_{16}$
Internal/External clock select bit: bit 3 at addresses $30_{16}, 38_{16}$, and $\mathrm{B} 0_{16}$
$\mathrm{TxD} / \mathrm{P}_{1}$ switch bit: bit 2 at address $\mathrm{AC}_{16}$
$\mathrm{TxD}_{1} / \mathrm{P} 1_{7}$ switch bit: bit 3 at address $\mathrm{AC}_{16}$
$\mathrm{TxD}_{2} / \mathrm{P} 8_{3}$ switch bit: bit 5 at address $\mathrm{AC}_{16}$

Note: The TxDi pin outputs "H" level while transmission is not performed after the UARTi's operating mode is selected.

### 11.4 Clock asynchronous serial I/O (UART) mode

### 11.4.1 Transfer rate (Frequency of transfer clock)

The transfer rate is determined by the BRGi (addresses $31_{16,} 39_{16}, \mathrm{~B} 1_{16}$ ).
When " $n$ " is set into BRGi, BRGi divides the count source frequency by $(n+1)$. The BRGi's output is further divided by 16 , and the resultant clock becomes the transfer clock. Accordingly, " $n$ " is expressed by the following formula.
n : Value set in BRGi $\left(00_{16}\right.$ to $\left.\mathrm{FF}_{16}\right)$

$$
\begin{array}{ll}
\mathrm{n}=\frac{\mathrm{F}}{16 \times \mathrm{B}}-1 & \text { F: BRGi's count source frequency }(\mathrm{Hz}) \\
\text { B: Transfer rate }(\mathrm{bps})
\end{array}
$$

An internal clock or an external clock can be selected as the BRGi's count source with the internal/external clock select bit (bit 3 at addresses $30_{16, ~} 3_{16}, \mathrm{BO}_{16}$ ). When an internal clock is selected, the clock selected with the BRG count source select bits (bits 0 and 1 at addresses $34_{16}, 3 \mathrm{C}_{16}$, $\mathrm{B} 4_{16}$ ) becomes the BRGi's count source. When an external clock is selected, the clock input to the CLKi pin becomes the BRGi's count source.
Be sure to set the same transfer rate for both transmitter and receiver sides. Tables 11.4.3 and 11.4.4 list the setting examples of transfer rate.
Each of the values, listed in these tables, realizes the actual transfer rate of which error toward an ideal transfer rate is within $1 \%$.

Table 11.4.3 Setting examples of transfer rate (1)

| Transfer rate (bps) | $\mathrm{f}_{\text {sys }}=19.6608 \mathrm{MHz}$ |  |  | $\mathrm{f}_{\text {sys }}=20 \mathrm{MHz}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | BRGi's count source | BRGi's set value: $n$ (Note) | Actual time (bps) | BRGi's count source | BRGi's set value: n (Note) | Actual time (bps) |
| 300 | $\mathrm{f}_{64}$ | $63\left(3 \mathrm{~F}_{16}\right)$ | 300.00 | $\mathrm{f}_{64}$ | 64 (4016) | 300.48 |
| 600 | $\mathrm{f}_{16}$ | 127 (7F $\mathrm{F}_{16}$ ) | 600.00 | $\mathrm{f}_{16}$ | 129 (81 $1_{6}$ ) | 600.96 |
| 1200 | $\mathrm{f}_{16}$ | $63\left(3 F_{16}\right)$ | 1200.00 | $\mathrm{f}_{16}$ | 64 (4016) | 1201.92 |
| 2400 | $\mathrm{f}_{16}$ | $31\left(1 \mathrm{~F}_{16}\right)$ | 2400.00 |  |  |  |
| 4800 | $\mathrm{f}_{2}$ | 127 (7F $\mathrm{F}_{16}$ ) | 4800.00 | $\mathrm{f}_{2}$ | 129 (81 ${ }_{16}$ ) | 4807.69 |
| 9600 | $\mathrm{f}_{2}$ | $63\left(3 F_{16}\right)$ | 9600.00 | $\mathrm{f}_{2}$ | 64 (4016) | 9615.38 |
| 14400 | $\mathrm{f}_{2}$ | $42\left(2 \mathrm{~A}_{16}\right)$ | 14288.37 | $\mathrm{f}_{2}$ | 42 (2A $\mathrm{A}_{16}$ ) | 14534.88 |
| 19200 | $\mathrm{f}_{2}$ | $31\left(1 \mathrm{~F}_{16}\right)$ | 19200.00 |  |  |  |
| 31250 |  |  |  | $\mathrm{f}_{2}$ | 19 (1316) | 31250.00 |
| 38400 | $\mathrm{f}_{2}$ | 15 (0F ${ }_{16}$ ) | 38400.00 |  |  |  |

Note: This applies when the peripheral device's clock select bits 1,0 (bits 7, 6 at address $\mathrm{BC}_{16}$ ) $=$ " 002 ."
Table 11.4.4 Setting examples of transfer rate (2)

| Transfer rate (bps) | $\mathrm{f}_{\text {sys }}=15.9744 \mathrm{MHz}$ |  |  | $\mathrm{f}_{\text {sys }}=16 \mathrm{MHz}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | BRGi's count source | BRGi's set value: $n$ (Note) | Actual time (bps) | BRGi's count source | $\begin{array}{\|c\|} \hline \text { BRGi's set } \\ \text { value: } \mathrm{n} \text { (Note) } \end{array}$ | Actual time (bps) |
| 300 | $\mathrm{f}_{64}$ | 51 (3316) | 300.00 | $\mathrm{f}_{64}$ | 51 (3316) | 300.48 |
| 600 | $\mathrm{f}_{16}$ | 103 (6716) | 600.00 | $\mathrm{f}_{16}$ | 103 (6716) | 600.96 |
| 1200 | $\mathrm{f}_{16}$ | 51 (3316) | 1200.00 | $\mathrm{f}_{16}$ | 51 (3316) | 1201.92 |
| 2400 | $\mathrm{f}_{2}$ | 207 ( $\mathrm{CF}_{16}$ ) | 2400.00 | $\mathrm{f}_{2}$ | 207 (CF ${ }_{16}$ ) | 2403.85 |
| 4800 | $\mathrm{f}_{2}$ | 103 (6716) | 4800.00 | $\mathrm{f}_{2}$ | 103 (6716) | 4807.69 |
| 9600 | $\mathrm{f}_{2}$ | 51 (3316) | 9600.00 | $\mathrm{f}_{2}$ | 51 (3316) | 9615.38 |
| 14400 | $\mathrm{f}_{2}$ | 34 (2216) | 14262.86 |  |  |  |
| 19200 | $\mathrm{f}_{2}$ | 25 (1916) | 19200.00 | $\mathrm{f}_{2}$ | 25 (1916) | 19230.77 |
| 31250 | $\mathrm{f}_{2}$ | 15 (0F16) | 31200.00 | $\mathrm{f}_{2}$ | 15 (0F16) | 31250.00 |
| 38400 | $\mathrm{f}_{2}$ | 12 (0C ${ }_{16}$ ) | 38400.00 | $\mathrm{f}_{2}$ | 12 (0C ${ }_{16}$ ) | 38461.51 |

Note: This applies when the peripheral device's clock select bits 1,0 (bits 7,6 at address $\mathrm{BC}_{16}$ ) $=$ " 002. ."

- Error-permitted range of transfer baud

During reception, the receive data input to the RxDi pin is taken at the rising edge of the transfer clock. (Refer to section "11.4.6 Receive operation.") Accordingly, in order to receive data correctly, the stop bit must be input when the transfer clock of one-set receive data rises last. Figure 11.4.1 shows the relationship between the transfer clock and receive data.
<1ST-8DATA-1SP>


Fig. 11.4.1 Relationship between transfer clock and receive data

Accordingly, the transfer rate of the receiver and transmitter sides must satisfy the following formula in order to receive data correctly.

$$
\left(\frac{1}{\mathrm{Bt}} \times(\mathrm{b}-1)+\frac{1}{\mathrm{~F}}\right)<\left(\frac{1}{\mathrm{Br}} \times(\mathrm{b}-0.5)+\frac{1}{\mathrm{~F}}\right)<\left(\frac{1}{\mathrm{Bt}} \times \mathrm{b}\right)
$$

Br : Transfer rate on receiver side (bps)
Bt: Transfer rate on transmitter side (bps)
F: BRGi's count source frequency on receiver side $(\mathrm{Hz})$
b : Entire bit number of one-set data
(ex: 12 bits in the case of 1ST-8DATA-1PAR-2SP; See Figure 11.4.2.)

Be sure to satisfy the above formula, and set the timing with enough margin. Also, the user shall make sufficient evaluation before actually using it.

### 11.4 Clock asynchronous serial I/O (UART) mode

### 11.4.2 Transfer data format

The transfer data format can be selected from formats shown in Figure 11.4.2. Bits 4 to 6 at addresses $30_{16,} 38_{16}$ and $\mathrm{BO}_{16}$ select the transfer data format. (See Figure 11.2.2.) Set the same transfer data format for both transmitter and receiver sides.
Figure 11.4 .3 shows an example of transfer data format. Table 11.4 .5 lists each bit in transmit data.

| Transfer data length of 7 bits | 1ST-7DATA - 1SP |  |
| :---: | :---: | :---: |
|  |  |  |
|  | 1ST-7DATA - 2SP |  |
|  | 1ST-7DATA-1PAR-1SP |  |
|  | - 1ST-7DATA-1PAR-2SP |  |
| Transfer data length of 8 bits - __ 1ST-8DATA -_ 1SP |  |  |
| Transfer data length of 8 bits | $\begin{aligned} & -1 S T-8 D A T A-1 S P \\ & -1 S T-8 D A T A-\quad \text { 2SP } \end{aligned}$ |  |
|  | - 1ST-8DATA-1PAR-1SP |  |
|  | 1ST-8DATA-1PAR-2SP |  |
| Transfer data length of 9 bits - 1ST-9DATA - 1SP |  |  |
|  | 1ST-9DATA - 2SP | ST : Start bit |
|  | - 1ST-9DATA-1PAR-1SP | DATA : Character bit (Transfer data) |
|  | - 1ST-9DATA-1PAR-2SP | PAR : Parity bit |
|  |  | SP : Stop bit |

Fig. 11.4.2 Transfer data format

- 1ST-8DATA-1PAR-1SP


Fig. 11.4.3 Example of transfer data format
Table 11.4.5 Each bit in transmit data

| Name | Functions |
| :--- | :--- |
| ST <br> Start bit | "L" signal equivalent to 1 character bit. This is added immediately before the character <br> bits. It indicates start of data transmission. |
| DATA <br> Character bit | Transmit data which is set in the UARTi transmit buffer register. |
| PAR | A signal that is added immediately after the character bits in order to improve data <br> reliability. The level of this signal changes according to selection of odd/even parity <br> in such a way that the sum of "1"s in the sum of this bit and character bits is always <br> an odd or even number. |
| SP <br> Stop bit | "H" level signal equivalent to 1 or 2 character bits. This is added immediately after <br> the character bits (or parity bit when parity is enabled). It indicates completion of <br> data transmission. |

### 11.4.3 Method of transmission

Figure 11.4 .4 shows an initial setting example for relevant registers when transmitting.
The difference depending on the transfer data length (7 bits, 8 bits, or 9 bits) is the transmit data's length only. When selecting a 7 - or 8 -bit data length, be sure to set the transmit data into the low-order byte of the UARTi transmit buffer register. When selecting a 9-bit data length, be sure to set the transmit data into the low-order byte and bit 0 of the high-order byte.
Transmission is started when all of the following conditions (1) to (3) are satisfied:
(1) Transmit data is present in the UARTi transmit buffer register (transmit buffer empty flag = " 0 ").
(2) Transmit is enabled (transmit enable bit $=$ " 1 ").
(3) The $\overline{\mathrm{CTSi}}$ pin's input level is " L " (when the $\overline{\mathrm{CTS}}$ function selected).

Note: When the $\overline{C T S}$ function is not selected, condition (3) is ignored.
By connecting the $\overline{\mathrm{RTS}}$ pin (receiver side) and $\overline{\mathrm{CTS}}$ pin (transmitter side), the timing of transmission and that of reception can be matched. For details, refer to section "11.4.6 Receive operation."
When using interrupts, it is necessary to set the relevant registers to enable interrupts. For details, refer to "CHAPTER 6. INTERRUPTS."
Figure 11.4 .5 shows writing data after transmission is started, and Figure 11.4 .6 shows detection of transmit completion.

### 11.4 Clock asynchronous serial I/O (UART) mode



Fig. 11.4.4 Initial setting example for relevant registers when transmitting
[When not using interrupts]


Checking state of UARTi transmit buffer register
UARTO transmit/receive control register 1 (Address 3516)
UART1 transmit/receive control register 1 (Address 3D16)
UART2 transmit/receive control register 1 (Address B516)


Transmit buffer empty flag
0: Data is present in transmit buffer register.
1: No data is present in transmit buffer register. (Writing of next transmit data is possible.)

[When using interrupts]
A UARTi transmit interrupt request occurs when the transmission starts. (when the UARTi transmit buffer register becomes empty.)


UARTi transmit interrupt

Note: This figure shows the bits and registers required for processing.
See Figures 11.4.7 to 11.4.9 for the change of flag state and the occurrence timing of an interrupt request.

Fig. 11.4.5 Write operation of data after transmission start

### 11.4 Clock asynchronous serial I/O (UART) mode



Fig. 11.4.6 Detect operation of transmit completion

### 11.4.4 Transmit operation

When the receive conditions described in section "11.4.3 Method of transmission" have been satisfied, a transfer clock is generated, and the following operations are automatically performed after 1 cycle of the transfer clock or less has passed.
-The UARTi transmit buffer register's contents are transferred to the UARTi transmit register.
-The transmit buffer empty flag is set to "1."
-The transmit register empty flag is cleared to " 0 ."
-A UARTi transmit interrupt request occurs, and the interrupt request bit is set to "1."
The transmit operations are described below:
(1) Data in the UARTi transmit register is transmitted from the $T_{x} D_{i}$ pin.
(2) This data is transmitted bit by bit sequentially in order of ST $\rightarrow$ DATA $($ LSB $) \rightarrow \cdots \rightarrow$ DATA $(M S B) \rightarrow$ PAR $\rightarrow$ SP according to the transfer data format.
(3) The transmit register empty flag is set to "1" at the center of the stop bit (or the second stop bit if 2 stop bits selected). This indicates completion of transmission. Additionally, whether the transmit conditions for the next data are satisfied or not is examined.

When the transmit conditions for the next data are satisfied in step (3), the start bit is generated following the stop bit, and the next data is transmitted. When performing transmission continuously, be sure to set the next transmit data in the UARTi transmit buffer register during transmission (i.e. when the transmit register empty flag $=$ " 0 "). When the transmit conditions for the next data are not satisfied, the TxDi pin outputs "H" level and the transfer clock stops.
Figures 11.4 .7 and 11.4 .8 show examples of transmit timing when the transfer data length $=8$ bits, and Figure 11.4 .9 shows an example of transmit timing when the transfer data length $=9$ bits.

### 11.4 Clock asynchronous serial I/O (UART) mode



Fig. 11.4.7 Example of transmit timing when transfer data length = 8 bits (when parity enabled, 1 stop bit selected, $\overline{\text { CTS }}$ function not selected)


Fig. 11.4.8 Example of transmit timing when transfer data length $=8$ bits (when parity enabled, 1 stop bit and selecting $\overline{\mathrm{CTS}}$ function selected)


The above timing diagram applies when the following conditions are satisfied: - Parity disabled

- 2 stop bits
- CTS function not selected

TENDi: Next transmit conditions are examined when this signal level becomes "H."
(TENDi is an internal signal. Accordingly, it cannot be read from the external.)

Tc = $16(n+1) / f i$ or $16(n+1) / f E X T$
fi: BRGi count source frequency (internal clock)
fEXT: BRGi count source frequency (external clock) n : Value set in BRGi

Fig. 11.4.9 Example of transmit timing when transfer data length = 9 bits (when parity disabled, 2 stop bits selected, $\overline{\text { CTS }}$ function not selected)

### 11.4 Clock asynchronous serial I/O (UART) mode

11.4.5 Method of reception

Figure 11.4 .10 shows an initial setting example for relevant registers when receiving. Reception is started when all of the following conditions (1) and (2)) have been satisfied:
(1) Reception is enabled (receive enable bit $=$ " 1 ").
(2) The start bit (its falling edge) is detected.

By connecting the $\overline{R T S i}$ pin (receiver side) and $\overline{\mathrm{CTS}} \mathrm{S}_{i}$ pin (transmitter side), the timing of transmission and that of reception can be matched. For details, refer to section "11.4.6 Receive operation."
When using interrupts, it is necessary to set the relevant registers to enable interrupts. For details, refer to "CHAPTER 6. INTERRUPTS."
Figure 11.4.11 shows processing after reception is completed.


Fig. 11.4.10 Initial setting example for relevant registers when receiving


Notes 1: When performing the processing after the reception is completed, using an interrupt, be sure to select the receive interrupt (UARTi receive interrupt mode select bit = " 0 ").
2: This figure shows the bits and registers required for the processing.
See Figure 11.4.13 for the change of flag state and the occurrence timing of an interrupt request.

Fig. 11.4.11 Processing after reception is completed

### 11.4.6 Receive operation

When the receive enable bit is set to "1," the UARTi enters the receive-enabled state. Then, reception will start when ST ('s falling edge) is detected and a transfer clock is generated.
If the $\overline{\mathrm{RTS}}$ function selected, when connecting the $\overline{\mathrm{RTS}}$ pin to the $\overline{\mathrm{CTSi}}$ pin of the transmitter side, the timing of transmission and that of reception can be matched. If the $\overline{R T S}$ function selected, the $\overline{R T S}$ i pin's output level becomes as described below.

When the receive enable bit $=$ " 0 ," if one of the following is performed, the $\overline{\mathrm{RTS}}$ in's output level becomes " L " and informs of the transmitter side that reception has become enabled:

- The receive enable bit is set to "1."
- The low-order byte of the UARTi receive buffer register is read out.

When the receive enable bit $=$ " 1 ," if the low-order byte of the UARTi receive buffer register is read out, the $\overline{R T S i}$ pin's output level becomes "L."
Accordingly, when performing reception continuously, an overrun occurrence can be avoided because the $\overline{R T S}$ output level does not become " $L$ " until the receive data is read out.
When reception has started, the $\overline{R T S i}$ pin's output level becomes "H."
Figure 11.4.12 shows a connection example.


Fig. 11.4.12 Connection example
The receive operation is described below.
(1) The signal input to the RxDi pin is taken into the most significant bit of the UARTi receive register, synchronously with the transfer clock's rising edge.
(2) The contents of the UARTi receive register are shifted, bit by bit, to the right.
(3) Steps (1) and (2) are repeated at each rising edge of the transfer clock.
(4) When one set of data has been prepared, in other words, when the shift operation has been performed several times according to the selected data format, the UARTi receive register's contents are transferred to the UARTi receive buffer register.
(5) Simultaneously with step (4), the receive complete flag is set to "1." Additionally, when the receive interrupt is selected (UARTi receive interrupt mode select bit $=$ " 0 "), a UARTi receive interrupt request occurs and its interrupt request bit is set to "1."

The receive complete flag is cleared to " 0 " when the low-order byte of the UARTi receive buffer register has been read out. Figure 11.4 .13 shows an example of receive timing when the transfer data length $=8$ bits.

### 11.4 Clock asynchronous serial I/O (UART) mode



Fig. 11.4.13 Example of receive timing when transfer data length = 8 bits (when parity disabled, 1 stop bit and RTS function selected)

### 11.4.7 Processing on detecting error

In the UART mode, 3 types of errors can be detected. Each error can be detected when the data in the UARTi receive register is transferred to the UARTi receive buffer register, and the corresponding error flag is set to "1." When any error occurs, the error sum flag is set to "1." Accordingly, presence of errors can be judged by using the error sum flag.
Table 11.4.6 lists the conditions for setting each error flag to "1" and method to clear it to "0."
Additionally, when the receive error interrupt is selected (UARTi receive interrupt mode select bit ="1"), the UARTi receive interrupt request bit is set to " 1 " only when each error has occurred. When the receive interrupt is selected (UARTi receive interrupt mode select bit $=$ " 0 "), the UARTi receive interrupt request bit is set to " 1 " when reception has been completed or when a framing or parity error has occurred. (Even when an overrun error has occurred, this bit does not change).

Table 11.4.6 Conditions for setting each error flag to " 1 " and method to clear it to " 0 "

| Error flag | Conditions for setting | Method to clear |
| :--- | :--- | :--- |
| Overrun error flag | When the next data is prepared in the <br> UARTi receive register with the receive <br> complete flag = "1" (i.e. data is present <br> in the UARTi receive buffer register). In <br> other words, when the next data is <br> prepared before the contents of the UARTi <br> receive buffer register are read out (Note). | Clear the receive enable bit to "0." |
| Framing error flag | When the number of detected stop bits <br> does not match the set number of stop <br> bits. | • Clear the receive enable bit to "0." <br> Read out the low-order byte of the UARTi <br> receive buffer register. |
| Parity error flag | When the sum of "1"s in the sum of the <br> parity bit and character bits does not match <br> the set number of "1"s. | Clear the receive enable bit to "0." <br> Read out the low-order byte of the UARTi <br> receive buffer register. |
| Error sum flag | When any error listed above has occurred. | Clear the all error flags, which are <br> overrun, framing and parity error flags. |

Note: The next data is written into the UARTi receive buffer register.
When an error occurs during reception, be sure to initialize the error flag and the UARTi receive buffer register, and then perform reception again. When it is necessary to perform retransmission owing to an error which has occurred on the receiver side during transmission, be sure to set the UARTi transmit buffer register again, and then perform the retransmission.
The method to initialize the UARTi receive buffer register and that to set the UARTi transmit buffer register again are described below.

## (1) Method to initialize UARTi receive buffer register

(1) Clear the receive enable bit to "0" (reception disabled).
(2) Set the receive enable bit to "1" again (reception enabled).

## (2) Method to set UARTi transmit buffer register again

(1) Clear the serial I/O mode select bits to "0002" (serial I/O invalid).
(2) Set the serial I/O mode select bits again.
(3) Set the transmit enable bit to "1" (transmission enabled), and set the transmit data to the UARTi transmit buffer register.

### 11.4 Clock asynchronous serial I/O (UART) mode

### 11.4.8 Sleep mode

This mode is used to transfer data between the specified microcomputers, which are connected by using UARTi. The sleep mode is selected by setting the sleep select bit (bit 7 at addresses 3016, 3816 and B016) to "1" when receiving.
In the sleep mode, receive operation is performed when the MSB ( $\mathrm{D}_{8}$ when the transfer data = 9-bit length, $\mathrm{D}_{7}$ when it is 8 -bit length, $\mathrm{D}_{6}$ when it is 7 -bit length) of the receive data is " 1 ." Receive operation is not performed when the MSB is " 0 ." (The UARTi receive register's contents are not transferred to the UARTi receive buffer register. Additionally, the receive complete flag and each error flag do not change, and no UARTi receive interrupt request occurs.)
The following shows an usage example of the sleep mode when the transfer data $=8$-bit length.
(1) Be sure to set the same transfer data format for the master and slave microcomputers. Additionally, be sure to select the sleep mode for the slave microcomputers.
(2) Then, transmit the data, of which structure is as follows, from the master microcomputer:

- Bit $7=" 1 "$
- Bits 6 to 0 indicate the address of the slave microcomputer to be communicated
(3) Each slave microcomputer receives the data described in step (2). (At this time, a UARTi receive interrupt request occurs.)
(4) Be sure to check for each slave microcomputer, in the interrupt routine, whether bits 6 to 0 of the receive data match its own address.
(5) For the slave microcomputer of which address matches bits 6 to 0 of the receive data, terminate the sleep mode. (Do not terminate the sleep mode for the other slave microcomputers.)
By performing steps (2) to (5), "the microcomputer which performs transfer" is specified.
(6) Transmit the data of which bit $7=$ " 0 " from the master microcomputer. (Only one slave microcomputer specified in steps (2) to (5) can receive this data. The other microcomputers do not receive this data.)
(7) By repeating step (6), continuous transfer can be performed between two specific microcomputers. When communicating with another slave microcomputer, perform steps (2) to (5) in order to specify the new slave microcomputer.


Fig. 11.4.14 Sleep mode
[Precautions for clock asynchronous serial I/O (UART) mode]

1. When using pin $\overline{\mathrm{CTS}_{2}} / \overline{\mathrm{RTS}} 2$, be sure that the $\mathrm{D}-\mathrm{A}_{1}$ output enable bit (bit 1 at address $96{ }_{16}$ ) $=$ " 0 " (output disabled).
2. When separating $\overline{\mathrm{CTS}} / \overline{\mathrm{RTS}} \mathrm{i}$, the $\mathrm{CLK}_{\mathrm{i}}$ pin cannot be used. Accordingly, when separating $\overline{\mathrm{CTS}} / \mathrm{RTS}_{\mathrm{i}}$ in UART mode, be sure to select an internal clock.
3. Writing to the UARTi baud rate register (BRGi) must be performed while transmission/reception halts.
4. When transmitting, be sure to clear the $\mathrm{TxD}_{0} / \mathrm{P} 1_{3}, \mathrm{Tx}_{1} / \mathrm{P} 1_{7}$, or $\mathrm{Tx}_{2} / \mathrm{P} 8_{3}$ switch bit (bit 2 , 3 , or 5 at address $\mathrm{AC}_{16}$ ) to " 0 ."

## SERIAL I/O

[Precautions for clock asynchronous serial I/O (UART) mode]
MEMORANDUM

12.1 Overview
12.2 Block description
12.3 A-D conversion method
12.4 Absolute accuracy and Differential non-linearity error
12.5 Comparison voltage in 8-bit resolution mode
12.6 Comparator function
12.7 One-shot mode
12.8 Repeat mode
12.9 Single sweep mode
12.10 Repeat sweep mode 0
12.11 Repeat sweep mode 1
[Precautions for A-D converter]

## A-D CONVERTER

### 12.1 Overview

### 12.1 Overview

The A-D conversion is performed in the 8 -bit resolution mode or the 10-bit resolution mode. Also, the input voltage can be compared with the set value by using the A-D converter (in other words, the comparator function). Whether to perform the A-D conversion or comparison can be selected for each pin.

* In chapter 12, the operations common to the A-D converter's functions (8-bit resolution, 10-bit resolution, comparator) are simply referred to as "operation."

Table 12.1.1 lists the performance specifications of the A-D converter.

Table 12.1.1 Performance specifications of A-D converter

| Item |  | Performance specifications |
| :---: | :---: | :---: |
| A-D conversion method |  | Successive approximation conversion method |
| Resolution |  | Either of 8-bit or 10-bit resolution can be selected by software. |
| Absolute accuracy |  | 8-bit resolution mode $: \pm 2$ LSB |
|  |  | 10-bit resolution mode : $\pm 3$ LSB |
| Analog input pin (Note) |  | 12 pins (ANo to $\mathrm{AN}_{11}$ ) |
| Conversion rate per analog input pin |  | 8-bit resolution mode $: 49 \phi$ AD cycles |
|  |  | 10-bit resolution mode : 59 ¢AD cycles |
| Comparator function | Comparison operation | Comparison between the set value and analog input voltage |
|  | Comparison rate per analog input pin | 14 фAD cycles |

$\phi_{A D}: A-D$ converter's operation clock

Note: For each of analog input pin $\mathrm{AN}_{\mathrm{i}}\left(\mathrm{i}=0\right.$ to 11), whether to use pin $\mathrm{AN}_{\mathrm{i}}$ as an input pin of the $\mathrm{A}-\mathrm{D}$ converter or as that of the comparator can be selected by using the comparator function select register 0 (address $\mathrm{DC}_{16}$ ) or the comparator function select register 1 (address $\mathrm{DD}_{16}$ ).
(1) 8-bit resolution mode

The input voltage from pin $A N_{i}(i=0$ to 11) is $A-D$ converted, and the 8 -bit $A-D$ conversion result is stored in A-D register i. (Refer to sections "12.3 A-D conversion method" and "12.5 Comparison voltage in 8-bit resolution mode.")
(2) 10-bit resolution mode

The input voltage from pin $A N_{i}$ is $A-D$ converted, and the $10-b i t A-D$ conversion result is stored in A-D register i. (Refer to section "12.3 A-D conversion method.")
(3) Comparator function

The 8 -bit value which has been set in A-D register i is compared with the voltage input from pin $\mathrm{AN}_{\mathrm{i}}$; and then, the result of comparison is stored into the $A N_{i}$ pin comparator result bit. (Refer to section "12.6 Comparator function.")
(4) Operation modes

The A-D converter is equipped with the following 4 modes. The A-D conversion and comparison (in other words, the comparator function) are performed in the same operation modes.
The operation mode depends on the analog input pin.

## ■ One-shot mode

This mode is used to perform the operation once for a voltage input from one selected analog input pin. This mode can be used with analog input pin $A N_{i}(i=0$ to 11$)$.

## ■ Repeat mode

This mode is used to perform the operation repeatedly for a voltage input from one selected analog input pin. This mode can be used with analog input pin $\mathrm{AN}_{\mathrm{i}}(\mathrm{i}=0$ to 11 ).

## ■ Single sweep mode

This mode is used to perform the operation for voltages input from multiple pins selected from analog input pins $A N_{j}(j=0$ to 7$)$, one at a time. This mode can be used with analog input pins $A N_{j}(j=0$ to 7).

## ■ Repeat sweep mode 0

This mode is used to perform the operation repeatedly for voltages input from multiple pins selected from analog input pins $A N_{j}(\mathrm{j}=0$ to 7 ).

## ■ Repeat sweep mode 1

This mode is used to perform the operation repeatedly for voltages input from analog input pins $\mathrm{AN}_{\mathrm{i}}$ ( $\mathrm{j}=0$ to 7 ). In this mode, analog input pins are divided into two groups: frequently-used pins and non-frequently-used pins.
This mode can be used with analog input pins $A N_{j}(\mathrm{j}=0$ to 7$)$.

## A-D CONVERTER

### 12.2 Block description

### 12.2 Block description

Figure 12.2.1 shows the block diagram of the A-D converter. Registers relevant to the A-D converter are described below.


Fig. 12.2.1 Block diagram of A-D converter
12.2.1 A-D control registers 0,1 , and 2

Figures 12.2.2, 12.2.3 and 12.2.4 show the structures of the A-D control registers 0,1 and 2 , respectively.

A-D control register 0 (Address 1E $\mathrm{E}_{16}$ )


| Bit | Bit name | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Analog input pin select bits (Valid in the one-shot and repeat modes.) <br> (Note 1) | b2 b1 b0 <br> 000 : AN o is selected. <br> 001 : $\mathrm{AN}_{1}$ is selected. <br> 010 : $\mathrm{AN}_{2}$ is selected. <br> 011 : $\mathrm{AN}_{3}$ is selected. <br> $100: \mathrm{AN}_{4}$ is selected. <br> 101 : $\mathrm{AN}_{5}$ is selected. <br> $110: \mathrm{AN}_{6}$ is selected. <br> $111: \mathrm{AN}_{7}$ is selected. <br> (Note 2) | Undefined | RW |
| 1 |  |  | Undefined | RW |
| 2 |  |  | Undefined | RW |
| 3 | A-D operation mode select bits 0 | b4 b3 <br> 00 : One-shot mode <br> 01 : Repeat mode <br> 10 : Single sweep mode <br> 11 : Repeat sweep mode 0 or 1 | 0 | RW |
| 4 |  |  | 0 | RW |
| 5 | Fix this bit to "0." |  | 0 | RW |
| 6 | A-D conversion start bit | 0 : A-D conversion halts. <br> 1: A-D conversion starts. | 0 | $\begin{gathered} \text { RW } \\ \text { (Note 3) } \end{gathered}$ |
| 7 | A-D conversion frequency ( $\phi_{\mathrm{AD}}$ ) select bit 0 | See Table 12.2.1. | 0 | RW |

Notes 1: When using pins $\mathrm{AN}_{0}$ to $\mathrm{AN}_{7}$, be sure to fix bit 3 of the analog input pin select bits 1 (bits 3 to 0 at address $\mathrm{DB}_{16}$ ) to " 0 ." Setting bit 3 of the analog input pin select bits 1 to " 1 " invalidates these bits.
Also, these bits are invalid in the single sweep mode, repeat sweep mode 0 and repeat sweet mode 1. (Each may be either "0" or "1.")
2: When using pin $A N 7$, be sure that the $D-A_{0}$ output enable bit (bit 0 at address 9616 ) " 0 " (output disabled).
3: When writing to this bit, use the MOVM (MOVMB) or STA (STAB, STAD) instruction.
4: Writing to each bit (except writing of " 0 " to bit 6 ) of the A-D control register 0 must be performed while the A-D converter halts, regardless of the A-D operation mode.

Fig. 12.2.2 Structure of A-D control register 0

## A-D CONVERTER

### 12.2 Block description

| A-D control register 1 (Address 1F16) |  | b 7 b 6 b 5 b4 b3 b2 b1 b0 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 0 |  | - |
| Bit | Bit name | Function |  | At reset | R/W |
| 0 | A-D sweep pin select bits (Valid in the single sweep mode, repeat sweep mode 0 and repeat sweep mode 1.) <br> (Note 1) | Single sweep mode/Repeat sweep mode 0 b1 b0 <br> 00 : Pins ANo and AN 1 (2 pins) <br> 01 : Pins $\mathrm{AN}_{\mathrm{o}}$ to $\mathrm{AN}_{3}$ (4 pins) <br> 10 : Pins ANo to ANs (6 pins) <br> 11 : Pins $\mathrm{ANo}_{\mathrm{o}}$ to $\mathrm{AN}_{7}$ (8 pins) <br> (Note 2) <br> Repeat sweep mode 1 <br> (Note 3) <br> b1 b0 <br> 00 : Pin ANo (1 pin) <br> 01 : Pins ANo and $\mathrm{AN}_{1}$ (2 pins) <br> 10 : Pins ANo to $\mathrm{AN}_{2}$ (3 pins) <br> 11 : Pins ANo to AN 3 (4 pins) |  | 1 | RW |
| 1 |  |  |  | 1 | RW |
| 2 | A-D operation mode select bit 1 (Used in the repeat sweep mode 0 and repeat sweep mode 1.)(Note 4) | 0 : Repeat sweep mode 0 <br> 1 : Repeat sweep mode 1 |  | 0 | RW |
| 3 | Resolution select bit | 0 : 8-bit resolution mode 1:10-bit resolution mode |  | 0 | RW |
| 4 | A-D conversion frequency (фАд) select bit 1 | See Table 12.2.1. |  | 0 | RW |
| 5 | Fix this bit to " 0 ." |  |  | 0 | RW |
| 6 | Vref connection select bit (Note 5) | $0:$ Pin $V_{\text {ref }}$ is connected. <br> 1 : Pin $\mathrm{V}_{\text {ref }}$ is disconnected. |  | 0 | RW |
| 7 | The value is " 0 " at reading. |  |  | 0 | - |

Notes 1: These bits are invalid in the one-shot and repeat modes. (They may be either "0" or "1.")
2: When using pin $A N_{7}$, be sure that the $D-A_{0}$ output enable bit (bit 0 at address $96_{16}$ ) $=$ " 0 " (output disabled).
3: Be sure to select frequently-used analog input pins in the repeat sweep mode 1.
4: Fix this bit to " 0 " in the one-shot mode, repeat mode, and single sweep mode.
5: When this bit is cleared from " 1 " to " 0, " be sure to start the A-D conversion after an interval of $1 \mu$ s or more has elapsed.
6: Writing to each bit of the A-D control register 1 must be performed while the A-D converter halts, regardless of the A-D operation mode.

Fig. 12.2.3 Structure of A-D control register 1

A-D control register 2 (Address $\mathrm{DB}_{16}$ )


| Bit | Bit name | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Analog input pin select bits 1 <br> (Note 1) | b3 b2 b1 b0 <br> $0 \times \times \times$ : Pins $\mathrm{AN}_{0}$ to $\mathrm{AN}_{7}$ are selected. (Note 2) <br> 1000 : Pin $\mathrm{AN}_{8}$ is selected. <br> (Note 3) <br> 1001 : Pin AN 9 is selected. <br> 1010 : Pin $\mathrm{AN}_{10}$ is selected. <br> 1011 : Pin AN ${ }_{11}$ is selected. (Note 6) <br> 1100 : Do not select. <br> 1111 : Do not select. | 0 | RW |
| 1 |  |  | 0 | RW |
| 2 |  |  | 0 | RW |
| 3 |  |  | 0 | RW |
| 7 to 4 | Fix these bits to "0000." |  | 0 | RW |

$\times$ : They may be either " 0 " or " 1 ."
Note 1: When using pins $A N_{0}$ to $A N_{7}$, regardless of the $A-D$ operation mode, be sure to fix bit 3 to " 0 ." Also, pins $A N_{8}$ to $A N_{11}$ are used only in the one-shot mode and repeat mode.
2: Select pins $A N_{0}$ to $A N_{7}$ at bits 2 to 0 of $A-D$ control register 0 (address 1E16).
3: When using pin $A N_{8}$, be sure that the D-A ${ }_{1}$ output enable bit (bit 1 at address 9616 ) $=$ " 0 " (output disabled). Also, be sure not to use pin $\overline{\mathrm{CTS}_{2}} / \overline{\mathrm{RTS}} 2$.
4: When using pin AN9, be sure not to use pin $\overline{\mathrm{CTS}} / \mathrm{CLK}_{2}$.
5: When using pin $A N_{10}$, be sure not to use pin $R_{x} D_{2}$.
6: When using pin $\mathrm{AN}_{11}$, be sure not to use pin $\mathrm{Tx}_{2}$.
7: Writing to each bit of A-D control register 2 must be performed while the A-D conversion halts, regardless of the A-D operation mode.

Fig. 12.2.4 Structure of A-D control register 2

## A-D CONVERTER

### 12.2 Block description

(1) Analog input pin select bits 0 (bits 0 to 2 at address $1 \mathrm{E}_{16}$ ), analog input pin select bits 1 (bits 3 to 0 at address DB ${ }_{16}$ )
These bits are used to select an analog input pin. Pins which are not selected as analog input pins serve as programmable I/O port pins or I/O pins of other internal peripheral devices, which are multiplexed.
When using pins $A N_{0}$ to $A N_{7}$, be sure to fix bit 3 of the analog input pin select bits 1 (bits 3 to 0 at address $\mathrm{DB}_{16}$ ) to " 0 ," regardless of the A-D operation mode.
Pins $A N_{8}$ to $A N_{11}$ can be used only in the one-shot mode and repeat mode.
Also, these bits must be specified again if the user switches the operation mode to the one-shot mode or repeat mode after the operation is performed in the single sweep mode, repeat sweep mode 0 , or repeat sweep mode 1.
(2) A-D operation mode select bits 0 (bits 3 and 4 at address $1 E_{16}$ ), A-D operation mode select bit 1 (bit 2 at address $1 \mathrm{~F}_{16}$ )
These bits are used to select the operation mode of the A-D converter.
When using the one-shot mode, repeat mode, or single sweep mode, be sure to fix the A-D operation mode select bit 1 to " 0 ".
(3) A-D conversion start bit (bit 6 at address $1 \mathrm{E}_{16}$ )

Setting this bit to "1" generates a trigger, causing the A-D converter to start its operation. Clearing this bit to " 0 " causes the A-D converter to halt its operation.
In the one-shot mode or single sweep mode, this bit is cleared to " 0 " when the operation is completed. In the repeat mode, repeat sweep mode 0 , or repeat sweep mode 1, the A-D converter continues its operation until this bit is cleared to " 0 " by software.
(4) A-D conversion frequency ( $\phi_{\mathrm{AD}}$ ) select bit 0 (bit 7 at address $1 \mathrm{E}_{16}$ ), $A$-D conversion frequency ( $\phi$ AD) select bit 1 (bit 4 at address $1 F_{16}$ )
These bits are used to select the operation clock ( $\phi_{\text {AD }}$ ) of the A-D converter. Table 12.2.1 lists the conversion time per one analog input pin.
Since the A-D converter's comparator consists of capacity coupling amplifiers, be sure to keep that
Table 12.2.1 Conversion time per one analog input pin

| A-D conversion <br> frequency ( $\phi_{\mathrm{AD}}$ ) <br> select bit 1 | A-D conversion <br> frequency ( $\phi_{\mathrm{AD}}$ ) <br> select bit 0 | $\phi_{\mathrm{AD}}$ | Conversion time ( $\mu \mathrm{s})($ Note) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 10 -bit resolution <br> mode | Comparator <br> function |  |
| 0 | 0 |  | 19.60 | 23.60 | 5.60 |
| 0 | 1 | $\mathrm{f}_{2}$ divided by 2 | 9.80 | 11.80 | 2.80 |
| 1 | 0 | $\mathrm{f}_{2}$ | 4.90 | 5.90 | 1.40 |
| 1 | 1 | $\mathrm{f}_{1}$ | 2.45 | Do not select. | 0.70 |

Note: This applies when the peripheral devices' clock select bits 0,1 (bits 6,7 at address $\mathrm{BC}_{16}$ ) $=$ " $00_{2}$." $\phi_{\text {Ad }} \geq 250 \mathrm{kHz}$ while the A-D converter is active.
(5) A-D sweep pin select bits (bits 0 and 1 at address $1 F_{16}$ )

These bits are used to select analog input pins in the single sweep mode, repeat sweep mode 0, or repeat sweep mode 1 . Pins which are not selected as analog input pins serve as programmable I/O port pins or as I/O pins of other internal peripheral devices, which are multiplexed.
(6) Resolution select bit (bit 3 at address $1 \mathrm{~F}_{16}$ )

This bit is used to select a resolution.

## A-D CONVERTER

(7) Vref connection select bit (bit 6 at address $1 F_{16}$ )

When the A-D converter is not used, this bit is used to disconnect the resistor ladder network of the A-D converter from the reference voltage input pin (Vref).
When the resistor ladder network is disconnected from pin $V_{\text {ref, }}$ the current is not flowed from pin $V_{\text {ref }}$ to resistor ladder network. Accordingly, the power dissipation can be saved.
When this bit changes from "1" (Vref disconnected) to "0" (Vref connected), start of the operation must be $1 \mu \mathrm{~s}$ or more later.

## A-D CONVERTER

### 12.2 Block description

12.2.2 A-D register $\mathbf{i}(i=0$ to 11)

Figures 12.2 .5 and 12.2 .6 show the structures of the $A-D$ register $i$. When the A-D conversion is completed, the conversion result (contents of the successive approximation register) is stored into this register. When the comparator function is selected, the value to be compared is stored in this register.
Each A-D register i corresponds to an analog input pin (ANi).

## When 8-bit resolution mode is selected

A-D register 0 (Addresses 2116, 2016)
A-D register 1 (Addresses 2316, 22 ${ }_{16}$ )
A-D register 2 (Addresses 2516, 2416)
A-D register 3 (Addresses 27 ${ }_{16}$, 2616)
A-D register 4 (Addresses 2916, 2816)
A-D register 5 (Addresses 2B16, 2A $\mathrm{A}_{16}$ )
A-D register 6 (Addresses 2 $\mathrm{D}_{16}, 2 \mathrm{C}_{16}$ )
A-D register 7 (Addresses $2 \mathrm{~F}_{16,} 2 \mathrm{E}_{16}$ )

| Bit |  | Function | At reset | R/W |
| :---: | :--- | :---: | :---: | :---: |
| 7 to 0 | Reads an A-D conversion result. |  | Undefined | RO |
| 15 to 8 | The value is "0" at reading. |  | 0 | - |

## When 10-bit resolution mode is selected

A-D register 0 (Addresses 21 ${ }_{16}, 2016$ )
A-D register 1 (Addresses 23 ${ }_{16}, 22_{16}$ )
A-D register 2 (Addresses 2516, 2416)
A-D register 3 (Addresses 2716, 2616)
A-D register 4 (Addresses 2916, 2816)
A-D register 5 (Addresses 2B16, 2A $\mathrm{A}_{16}$ )
A-D register 6 (Addresses 2 $\mathrm{D}_{16}$, 2 $\mathrm{C}_{16}$ )
A-D register 7 (Addresses 2 $\mathrm{F}_{16}$, 2 $\mathrm{E}_{16}$ )

A-D register 8 (Addresses $\mathrm{E} 1_{16,}$ E $0_{16}$ )
A-D register 9 (Addresses E3 ${ }_{16}$, $\mathrm{E} 2_{16}$ )
A-D register 10 (Addresses E516, E416)
A-D register 11 (Addresses E716, E616)

| Bit | Function | At reset | R/W |  |
| :---: | :--- | :--- | :---: | :---: |
| 9 to 0 | Reads an A-D conversion result. |  | Undefined | RO |
| 15 to 10 | The value is "0" at reading. |  | 0 | - |

Fig. 12.2.5 Structure of A-D register i (1)

## When comparator function is selected

A-D register 0 (Addresses 21 $1_{16,2016 \text { ) }}$ A-D register 8 (Addresses E1 $1_{16}, \mathrm{E} 0_{16}$ )
A-D register 1 (Addresses 23 ${ }_{16}$, 22 ${ }_{16}$ ) A-D register 9 (Addresses E316, E2 ${ }_{16}$ )
A-D register 2 (Addresses 2516, 24 ${ }_{16}$ ) A-D register 10 (Addresses E516, E4 ${ }_{16}$ )
A-D register 3 (Addresses 27 ${ }_{16}$, 2616)
A-D register 4 (Addresses 2916, 2816)
A-D register 5 (Addresses 2B16, 2A $\mathrm{A}_{16}$ )
A-D register 6 (Addresses 2 $\mathrm{D}_{16}, 2 \mathrm{C}_{16}$ )
A-D register 7 (Addresses $2 \mathrm{~F}_{16,} 2 \mathrm{E}_{16}$ )
A-D register 11 (Addresses E716, E616)


| Bit | Function | At reset | $\mathrm{R} / \mathrm{W}$ |
| :---: | :--- | :---: | :---: |
| 7 to 0 | Any value in the range from " $00_{16}$ " to " $\mathrm{FF}_{16 "}$ " can be set. <br> The set value is compared with the input voltage. The value is undefined at reading. | Undefined | RO |
| 15 to 8 | The value is " 0 " at reading. | 0 | - |

Note: When the comparator function is selected, writing to and reading from A-D register i must be performed while the A-D converter halts.

Fig. 12.2.6 Structure of A-D register i (2)

## A-D CONVERTER

### 12.2 Block description

12.2.3 Comparator function select register 0,1 and comparator result register 0,1

Figure 12.2 .7 shows the structures of comparator function select register 0 and 1; Figure 12.2 .8 shows the structures of comparator result register 0 and 1.
When the $A N_{i}$ pin comparator function select bit is set to " 1 ," the comparator function is selected. When the A-D conversion is performed, be sure to clear the corresponding bit to " 0 ."
For details of the comparator function, refer to section "12.6 Comparator function."

Comparator function select register 0 (Address $\mathrm{DC}_{16}$ )


| Bit | Bit name | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | ANo pin comparator function select bit | 0 : The comparator function is not selected. <br> 1 : The comparator function is selected. | 0 | RW |
| 1 | AN $N_{1}$ pin comparator function select bit |  | 0 | RW |
| 2 | AN $N_{2}$ pin comparator function select bit |  | 0 | RW |
| 3 | $\mathrm{AN}_{3}$ pin comparator function select bit |  | 0 | RW |
| 4 | $\mathrm{AN}_{4}$ pin comparator function select bit |  | 0 | RW |
| 5 | AN5 pin comparator function select bit |  | 0 | RW |
| 6 | AN $N_{6}$ pin comparator function select bit |  | 0 | RW |
| 7 | AN7 pin comparator function select bit |  | 0 | RW |

Note: Writing to comparator function select register 0 must be performed while the A-D converter halts.

Comparator function select register 1 (Address DD16)


| Bit | Bit name | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | $\mathrm{AN}_{8}$ pin comparator function select bit | 0 : The comparator function is not selected. <br> 1 : The comparator function is selected. | 0 | RW |
| 1 | AN9 pin comparator function select bit |  | 0 | RW |
| 2 | AN ${ }_{10}$ pin comparator function select bit |  | 0 | RW |
| 3 | AN ${ }_{11}$ pin comparator function select bit |  | 0 | RW |
| 7 to 4 | Fix these bits to "0000." |  | 0 | RW |

Note: Writing to comparator function select register 1 must be performed while the A-D converter halts.

Fig. 12.2.7 Structures of comparator function select register 0 and 1

Comparator result register 0 (Address $\mathrm{DE}_{16}$ )


| Bit | Bit name | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | ANo pin comparator result bit | 0 : The set value $>$ The input level at pin $\mathrm{AN}_{\mathrm{i}}$ <br> 1 : The set value < The input level at pin $\mathrm{AN}_{\mathrm{i}}$ | 0 | RW |
| 1 | AN ${ }_{1}$ pin comparator result bit |  | 0 | RW |
| 2 | A $N_{2}$ pin comparator result bit |  | 0 | RW |
| 3 | $\mathrm{AN}_{3}$ pin comparator result bit |  | 0 | RW |
| 4 | $\mathrm{AN}_{4}$ pin comparator result bit |  | 0 | RW |
| 5 | AN5 pin comparator result bit |  | 0 | RW |
| 6 | AN $\mathrm{E}_{6}$ pin comparator result bit |  | 0 | RW |
| 7 | $\mathrm{AN}_{7}$ pin comparator result bit |  | 0 | RW |

Note: Writing to comparator result register 0 must be performed while the A-D converter halts.

Comparator result register 1 (Address $\mathrm{DF}_{16}$ )


| Bit | Bit name | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | $\mathrm{AN}_{8}$ pin comparator result bit | 0 : The set value > The input level at pin $A N_{i}$ <br> 1 : The set value < The input level at pin AN | 0 | RW |
| 1 | AN9 pin comparator result bit |  | 0 | RW |
| 2 | AN ${ }_{10}$ pin comparator result bit |  | 0 | RW |
| 3 | AN ${ }_{11}$ pin comparator result bit |  | 0 | RW |
| 7 to 4 | Fix these bits to "0000." |  | 0 | RW |

Note: Writing to comparator result register 1 must be performed while the A-D converter halts.

Fig. 12.2.8 Structures of comparator result register 0 and 1

## A-D CONVERTER

### 12.2 Block description

12.2.4 A-D conversion interrupt control register

Figure 12.2.9 shows the structure of the A-D conversion interrupt control register. For details about interrupts, refer to "CHAPTER 6. INTERRUPTS."


Notes 1: Before using an A-D conversion interrupt, be sure to clear this bit to "0" by software.
2: When writing to this bit, use the MOVM (MOVMB) or STA (STAB, STAD) instruction.

Fig. 12.2.9 Structure of A-D conversion interrupt control register
(1) Interrupt priority level select bits (bits 2 to 0 )

These bits are used to select an A-D conversion interrupt's priority level. When using an A-D conversion interrupt, be sure to select one of the priority levels ( 1 to 7 ). When an A-D conversion interrupt request occurs, its priority level is compared with the processor interrupt priority level (IPL). The requested interrupt is enabled only when its priority level is higher than the IPL. (However, this applies when the interrupt disable flag (I) = "0.")
To disable an A-D conversion interrupt, set these bits to "0002" (level 0).

## (2) Interrupt request bit (bit 3)

This bit is set to " 1 " when an A-D conversion interrupt request has occurred. This bit is automatically cleared to " 0 " when the A-D conversion interrupt request has accepted. This bit can be set to " 1 " or cleared to " 0 " by software.

## A-D CONVERTER

### 12.2 Block description

### 12.2.5 Port P7 direction register, port P8 direction register

The A-D converter's input pins are multiplexed with the port P7 and P8 pins. When using these pins as A-D converter's input pins, be sure to clear the port P7, P8 direction registers' bits, corresponding to the A-D converter's input pins, in order to set these pins to the input mode. Figure 12.2.10 shows the correspondence between the port P7, P8 direction registers and the A-D converter's input pins.

Port P7 direction register (Address 1116)


| Bit | Bit name |  | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Pin ANo |  | 0 : Input mode <br> 1 : Output mode <br> When using any of these pins as A-D converter's input pin, be sure to clear its corresponding bit to "0." | 0 | RW |
| 1 | Pin $\mathrm{AN}_{1}$ |  |  | 0 | RW |
| 2 | Pin $\mathrm{AN}_{2}$ |  |  | 0 | RW |
| 3 | Pin $\mathrm{AN}_{3}$ |  |  | 0 | RW |
| 4 | Pin $\mathrm{AN}_{4}$ |  |  | 0 | RW |
| 5 | Pin $\mathrm{AN}_{5}$ |  |  | 0 | RW |
| 6 | Pin AN6 |  |  | 0 | RW |
| 7 | Pin AN7 (Pin DA0) | (Note 1) |  | 0 | RW |

Notes 1: When using pin $\mathrm{AN}_{7}$, be sure to clear the $\mathrm{D}-\mathrm{A}_{0}$ output enable bit (bit 0 at address $96_{16}$ ) $=$ " 0 " (output disabled).
2: The pins in ( ) is I/O pins of other internal peripheral devices, which are multiplexed with the corresponding port P7 pin.

Port P8 direction register (Address 1416)
b7 b6 b5 b4 b3 b2 b1 b0

| Bit | Bit name | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Pin $\mathrm{AN}_{8}\left(\mathrm{Pin} \overline{\mathrm{CTS}_{2}} / \overline{\mathrm{RTS}_{2}} / \mathrm{DA}_{1}\right)$ (Note 1) | 0 : Input mode <br> 1 : Output mode <br> When using any of these pins as A-D converter's input pin, be sure to clear its corresponding bit to " 0 ." | 0 | RW |
| 1 | Pin AN9 (Pin $\left.\mathrm{CTS}_{2} / \mathrm{CLK}_{2}\right)($ (Note 2) |  | 0 | RW |
| 2 | Pin $\mathrm{AN}_{10}\left(\mathrm{Pin} \mathrm{RxD2)}{ }^{\text {a }}\right.$ (Note 3) |  | 0 | RW |
| 3 | Pin $\mathrm{AN}_{11}$ (Pin TxD2) (Note 4) |  | 0 | RW |
| 7 to 5 | Nothing is assigned. |  | Undefined | - |

Notes 1: When using pin $\mathrm{AN}_{8}$ be sure to clear the D-A $\mathrm{A}_{1}$ output enable bit (bit 1 at address 9616 ) = " 0 " (output disabled). Also, be sure not to use pin $\overline{\mathrm{CTS}_{2}} / \overline{\mathrm{RTS}}$.
2: When using pin AN 9 , be sure not to use pin $\overline{\mathrm{CTS}_{2}} / \mathrm{CLK}_{2}$.
3: When using pin $A N_{10}$, be sure not to use pin $R \times D_{2}$.
4: When using pin $\mathrm{AN}_{11}$, be sure not to use pin $\mathrm{T}_{x} \mathrm{D}_{2}$.
5: The pins in () are I/O pins of other internal peripheral devices, which are multiplexed with the corresponding port P8 pins.

Fig. 12.2.10 Correspondence between port P7, P8 derection registers and A-D converter's input pins

## A-D CONVERTER

### 12.3 A-D conversion method

### 12.3 A-D conversion method

The A-D converter compares the comparison voltage ( $\mathrm{V}_{\text {ref }}$ ), which is internally generated according to the contents of the successive approximation register, with the analog input voltage ( $\mathrm{V}_{\mathrm{i}}$ ), which is input from the analog input pin ( $\mathrm{AN}_{\mathrm{i}}$ ). By reflecting the comparison result on the successive approximation register, Vin is converted into a digital value. When a trigger is generated, the A-D converter performs the following processing:
(1) Determining bit 9 of the successive approximation register

The A-D converter compares $\mathrm{V}_{\text {ref }}$ with $\mathrm{V}_{\mathrm{IN}}$. At this time, the contents of the successive approximation register is " 1000000000 2" (initial value).
Bit 9 of the successive approximation register depends on the comparison result as follows:
When $\mathrm{V}_{\text {ret }}<\mathrm{V}_{\text {In }}$, bit $9=" 1$ "
When $\mathrm{V}_{\text {ref }}>\mathrm{V}_{\text {in }}$, bit $9=" 0$ "
(2) Determining bit 8 of the successive approximation register

After setting bit 8 of the successive approximation register to "1," the A-D converter compares Vref with Vin. Bit 8 depends on the comparison result as follows:

When $\mathrm{V}_{\text {ref }}<\mathrm{V}_{\text {in, }}$, bit $8=$ " 1 "
When $\mathrm{V}_{\text {ref }}>\mathrm{V}_{\text {in, }}$, bit $8=$ " 0 "
(3) Determining bits 7 to LSB of the successive approximation register

Operation (2) is performed for each of bits 7 to 0 in the 10-bit resolution mode.
Operation (2) is performed for each of bits 7 to 2 in the 8 -bit resolution mode.
When the LSB is determined, the contents of the successive approximation register (in order words, conversion result) are transferred to the A-D register $i$.
$\mathrm{V}_{\text {ref }}$ is generated according to the latest contents of the successive approximation register. Table 12.3.1 lists the relationship between the successive approximation register's contents and $\mathrm{V}_{\text {ref. }}$. Tables 12.3.2 and 12.3.3 list the changes of the successive approximation register and $\mathrm{V}_{\text {ref }}$ during the $\mathrm{A}-\mathrm{D}$ conversion, respectively. Figure 12.3.1 shows the ideal A-D conversion characteristics in the 10 -bit resolution mode.

Table 12.3.1 Relationship between successive approximation register's contents and $\mathrm{V}_{\text {ref }}$

| Successive approximation register's contents: n | $\mathrm{V}_{\text {ref }}(\mathrm{V})$ |
| :---: | :---: |
| 0 | 0 |
| 1 to 1023 | $\frac{\mathrm{~V}_{\text {REF }}}{1024} \times(\mathrm{n}-0.5)$ |

$\mathrm{V}_{\text {REF: }}$ Reference voltage

Table 12.3.2 Change of successive approximation register and $V_{\text {ref }}$ during A-D conversion (8-bit resolution)


Table 12.3.3 Change of successive approximation register and $V_{\text {ret }}$ during A-D conversion (10-bit resolution)


## A-D CONVERTER

12.3 A-D conversion method


Fig. 12.3.1 Ideal A-D conversion characteristics in 10-bit resolution mode

### 12.4 Absolute accuracy and Differential non-linearity error

The A-D converter's accuracy is described below. Refer to section "Appendix 10. 4. A-D converter standard characteristics," also.

### 12.4.1 Absolute accuracy

The absolute accuracy is the difference expressed in the LSB between the actual A-D conversion result and the output code of an A-D converter with ideal characteristics. (See Figure 12.4.1 for more details.) The analog input voltage at measurement of the absolute accuracy is assumed to be the mid point of the analog input voltage width that outputs the same output code from an A-D converter with ideal characteristics. For example, in the case of the 10 -bit resolution mode, when $V_{\text {ref }}=5.12 \mathrm{~V}, 1 \mathrm{LSB}$ width is 5 mV , and 0 $\mathrm{mV}, 5 \mathrm{mV}, 10 \mathrm{mV}, 15 \mathrm{mV}, 20 \mathrm{mV}, \ldots$ are selected as the analog input voltages.
The absolute accuracy $= \pm 3$ LSB indicates that when the analog input voltage is 25 mV , the output code expected from an ideal A-D conversion characteristics is " 00516 ," but the actual A-D conversion result is between "002 ${ }_{16}$ " to "00816."
The absolute accuracy includes the zero error and the full-scale error.
The absolute accuracy degrades when $V_{\text {ref }}$ is lowered. Any of the output codes for analog input voltages in the range from Vref to Vcc is " $3 F F_{16 .}$."


Fig. 12.4.1 Absolute accuracy of A-D converter (10-bit resolution mode)

## A-D CONVERTER

### 12.4 Absolute accuracy and Differential non-linearity error

### 12.4.2 Differential non-linearity error

The differential non-linearity error indicates the difference between the 1 LSB step width (the ideal analog input voltage width while the same output code is expected to output) of an A-D converter with ideal characteristics and the actual measured step width (the actual analog input voltage width while the same output code is output). (See Figure 12.4 .2 for more details.) For example, in the case of the 10-bit resolution mode and $\mathrm{V}_{\mathrm{ref}}=5.12 \mathrm{~V}$, the 1 LSB width of an $\mathrm{A}-\mathrm{D}$ converter with ideal characteristics is 5 mV ; but if the differential non-linearity error is $\pm 1$ LSB, the actual measured 1 LSB width is in the range from 0 to 10 mV .


Fig. 12.4.2 Differential non-linearity error (10-bit resolution mode)

### 12.5 Comparison voltage in 8-bit resolution mode

In the 8-bit resolution mode, which is selected by the resolution select bit, the high-order 8 bits of the 10bit successive approximation register are treated as the A-D conversion result. Accordingly, when compared with the 8 -bit $A-D$ converter, a comparison reference voltage is different by $3 V_{\text {REF }} / 2048$. (Refer to the underlined portions in Table 12.5.1). The difference of the output code change point is generated as shown in Figure 12.5.1.

Table 12.5.1 Comparison voltage

| Comparison voltage <br> $V_{\text {ref }}$ | M37905's 8-bit resolution mode | 8-bit A-D converter |
| :---: | :---: | :---: |
|  | $\frac{V_{\text {REF }}}{2^{8}} \times n-\underline{\underline{V_{\text {REF }}}} \times 0.5$ | $\frac{\text { V REF }^{10}}{2^{8}} \times n-\frac{\text { V }_{\text {REF }}}{2^{8}} \times 0.5$ |

[^1]8-bit A-D converter's ideal characteristics (when VREF $=5.12 \mathrm{~V}$ )


OM37905's A-D converter's ideal characteristics (when Vref = 5.12 V)


Note: Difference of output code change point
Vref: Reference voltage

Fig. 12.5.1 Difference of output code change point

## A-D CONVERTER

### 12.6 Comparator function

### 12.6 Comparator function

By setting the ANi pin comparator function select bit (See Figure 12.2.7.) to "1," the comparator function can be selected for each pin ANi.
For pin $A N_{i}$ where the comparator function is selected, the following comparison operation is performed.
(1) A 10-bit value (a set value), of which high-order 8 bits consist of the corresponding A-D register i (at an even-numbered address)'s contents and of which low-order 2 bits $=" 10_{2}, "$ is D-A converted.
(2) The result of the D-A conversion (that is to say, comparison voltage $\mathrm{V}_{\text {ref }}$ ) is compared with an analog voltage input from an analog input pin.
(3) The value to be stored into the $\mathrm{ANi}_{\mathrm{i}}$ pin comparator result bit (see Figure 12.2.8.) depends on the comparison result as follows:
When $\mathrm{V}_{\text {ref }}>$ analog input voltage, " 0 " is stored.
When $V_{\text {ref }}$ < analog input voltage, " 1 " is stored.

### 12.7 One-shot mode

In the one-shot mode, the operation for an input voltage from one selected analog input pin is performed once, and an A-D conversion interrupt request occurs at completion of the operation.
This mode can be used with analog input pin $A N_{i}(i=0$ to 11$)$.

### 12.7.1 Settings for one-shot mode

Figures 12.7.1 and 12.7.2 show initial setting examples for related registers in the one-shot mode. When using an interrupt, it is necessary to set the related registers to enable an interrupt. Refer to "CHAPTER 6. INTERRUPTS" for more details.


Continued on Figure 12.7.2
Fig. 12.7.1 Initial setting example for related registers in one-shot mode (1)

## A-D CONVERTER

### 12.7 One-shot mode



Note: Writing to the following must be performed while the A-D converter
halts (in other words, before a trigger is generated); this must be done
independent of the operation mode of the A-D converter

- Each bit of the A-D control register 0, except writing of "0" to bit 6
- Each bit of the A-D control register 1
- Each bit of the A-D control register 2
- A-D register $i$ (when the comparator function is selected)
- Comparator function select register 0
- Comparator function select register 1

Especially, when the Vref connection select bit is cleared from " 1 " to " 0 ,"
an interval of $1 \mu \mathrm{~s}$ or more must be elapsed before occurrence of a trigger

Fig. 12.7.2 Initial setting example for related registers in one-shot mode (2)

### 12.7.2 One-shot mode operation

(1) The A-D converter starts its operation when the A-D conversion start bit is set to "1."
(2) The A-D conversion is completed after 49 cycles of $\phi$ AD in the 8 -bit resolution mode, or 59 cycles of $\phi A D$ in the 10-bit resolution mode. Then, the contents of the successive approximation register (conversion result) are transferred to the A-D register i.
When the comparator function is selected, the comparison is completed after 14 cycles of $\phi_{\mathrm{AD}}$. Then, the result of the comparison is stored into the $A N_{i}$ pin comparator result bit.
(3) At the same time as step (2), the A-D conversion interrupt request bit is set to "1."
(4) The A-D conversion start bit is cleared to " 0 ," and the A-D converter halts.

Figure 12.7.3 shows the operation in the one-shot mode.

8-bit and 10-bit resolution modes


Comparator function


Fig. 12.7.3 Operation in one-shot mode

## A-D CONVERTER

### 12.8 Repeat mode

### 12.8 Repeat mode

In the repeat mode, the A-D conversion for an input voltage from one selected analog input pin is performed repeatedly.
In this mode, no A-D conversion interrupt request occurs. Additionally, the A-D conversion start bit (bit 6 at address 1E16) remains set to " 1 " until it is cleared to " 0 " by software, and the A-D converter repeats its operation while the A-D conversion start bit = "1."
This mode can be used with analog input pin $A N_{i}(i=0$ to 11).

### 12.8.1 Settings for repeat mode

Figures 12.8 .1 and 12.8 .2 show initial setting examples for related registers in the repeat mode.


Fig. 12.8.1 Initial setting example for related registers in repeat mode (1)


Note: Writing to the following must be performed while the A-D converter halts (in other words, before a trigger is generated); this must be done independent of the operation mode of the A-D converter.

- Each bit of the A-D control register 0, except writing of "0" to bit 6
- Each bit of the A-D control register 1
- Each bit of the A-D control register 2
- A-D register $i$ (when the comparator function is selected)
- Comparator function select register 0
- Comparator function select register 1

Especially, when the Vref connection select bit is cleared from " 1 " to " 0 ," an interval of $1 \mu \mathrm{~s}$ or more must be elapsed before occurrence of a trigger.

Fig. 12.8.2 Initial setting example for related registers in repeat mode (2)

## A-D CONVERTER

### 12.8 Repeat mode

### 12.8.2 Repeat mode operation

(1) The A-D converter starts its operation when the A-D conversion start bit is set to " 1 ."
(2) The 1 st A-D conversion is completed after 49 cycles of $\phi_{A D}$ in the 8 -bit resolution mode, or 59 cycles of $\phi A D$ in the 10-bit resolution mode. Then, the contents of the successive approximation register (conversion result) are transferred to the A-D register i.
When the comparator function is selected, the 1 st comparison is completed after 14 cycles of $\phi_{\text {ad }}$. Then, the result of the comparison is stored into the ANi pin comparator result bit.
(3) The A-D converter repeats its operation until the A-D conversion start bit is cleared to "0" by software. The conversion result is transferred to the A-D register i each time the conversion is completed. When the comparator function is selected, the comparison result is stored into the $\mathrm{AN}_{\mathrm{i}}$ pin comparator result bit each time the comparison is completed.

Figure 12.8.3 shows the operation in the repeat mode.

- 8-bit and 10-bit resolution modes


Comparator function


Fig. 12.8.3 Operation in repeat mode

### 12.9 Single sweep mode

In the single sweep mode, the operation for the input voltages from multiple selected analog input pins are performed, one at a time. The operation is performed in ascending sequence from pin ANo to pin AN7. An A-D conversion interrupt request occurs when the operations for all selected analog input pins are completed. This mode can be used with analog input pins $A N_{j}(j=0$ to 7 ).

### 12.9.1 Settings for single sweep mode

Figures 12.9 .1 and 12.9 .2 show initial setting examples for related registers in the single sweep mode. When using an interrupt, it is necessary to set the related registers to enable an interrupt. Refer to "CHAPTER 6. INTERRUPTS" for more details.


Continued on Figure 12.9.2

Fig. 12.9.1 Initial setting example for related registers in single sweep mode (1)

## A-D CONVERTER

### 12.9 Single sweep mode



Trigger generated
Operation starts.

Note: Writing to the following must be performed while the A-D converter halts (in other words, before a trigger is generated); this must be done independent of the operation mode of the A-D converter.

- Each bit of the A-D control register 0, except writing of "0" to bit 6
- Each bit of the A-D control register 1
- Each bit of the A-D control register 2
- A-D register $j$ (when the comparator function is selected)
- Comparator function select register 0

Especially, when the VREF connection select bit is cleared from " 1 " to " 0 ," an interval of $1 \mu \mathrm{~s}$ or more must be elapsed before occurrence of a trigger.

Fig. 12.9.2 Initial setting example for related registers in single sweep mode (2)

### 12.9.2 Single sweep mode operation

(1) The A-D converter starts its operation for the input voltage at pin ANo when the A-D conversion start bit is set to "1."
(2) The A-D conversion for the input voltage at pin ANo is completed after 49 cycles of $\phi_{A D}$ in the 8bit resolution mode, or 59 cycles of $\phi_{A D}$ in the 10 -bit resolution mode. Then, the contents of the successive approximation register (conversion result) are transferred to the A-D register 0.
When the comparator function is selected, the comparison for pin ANo is completed after 14 cycles of $\phi_{\mathrm{AD}}$. Then, the result of the comparison is stored into the ANo pin comparator result bit.
(3) The operations for all selected analog input pins are performed.

In the 8-bit and 10-bit resolution modes, the conversion result is transferred to the corresponding A-D register $j$ each time when the $A-D$ conversion per one pin is completed. When the comparator function is selected, the comparison result is stored into the $A N_{j}$ pin comparator result bit each time the comparison for one pin is completed.
(4) When step (3) is completed, the A-D conversion interrupt request bit is set to "1."
(5) The A-D conversion start bit is cleared to " 0 ," and the A-D converter halts.

Figure 12.9.3 shows the operation in the single sweep mode.


Fig. 12.9.3 Operation in single sweep mode

## A-D CONVERTER

### 12.10 Repeat sweep mode 0

### 12.10 Repeat sweep mode 0

In the repeat sweep mode, the A-D conversions for input voltages from multiple selected analog input pins are performed repeatedly. The A-D conversion is performed in ascending sequence from pin ANo to pin $A_{7}$. In this mode, no A-D conversion interrupt request occurs. Additionally, the A-D conversion start bit (bit 6 at address $1 \mathrm{E}_{16}$ ) remains set to " 1 " until it is cleared to " 0 " by software, and the $A-D$ converter repeats its operation while the A-D conversion start bit ="1."
This mode can be used with analog input pins $A N_{j}(j=0$ to 7$)$.

### 12.10.1 Settings for repeat sweep mode 0

Figures 12.10 .1 and 12.10 .2 show initial setting examples for related registers in the repeat sweep mode 0 .


Fig. 12.10.1 Initial setting example for related registers in repeat sweep mode 0 (1)


Note: Writing to the following must be performed while the A-D converter halts (in other words, before a trigger is generated); this must be done independent of the operation mode of the A-D converter.

- Each bit of the A-D control register 0 , except writing of " 0 " to bit 6
- Each bit of the A-D control register 1
- Each bit of the A-D control register 2
- A-D register $j$ (when the comparator function is selected)
- Comparator function select register 0

Especially, when the VreF connection select bit is cleared from "1" to " 0 ," an interval of $1 \mu$ s or more must be elapsed before occurrence of a trigger

Fig. 12.10.2 Initial setting example for related registers in repeat sweep mode 0 (2)

## A-D CONVERTER

### 12.10 Repeat sweep mode 0

### 12.10.2 Repeat sweep mode 0 operation

(1) The A-D converter starts its operation for the input voltage at pin ANo when the A-D conversion start bit is set to " 1. ."
(2) The A-D conversion for the input voltage at pin ANo is completed after 49 cycles of $\phi_{A D}$ in the 8bit resolution mode, or 59 cycles of $\phi_{A D}$ in the 10 -bit resolution mode. Then, the contents of the successive approximation register (conversion result) are transferred to the A-D register 0.
When the comparator function is selected, the comparison for pin ANo is completed after 14 cycles of $\phi_{\mathrm{AD}}$. Then, the result of the comparison is stored into the ANo pin comparator result bit.
(3) The operations for all selected analog input pins are performed.

The conversion result is transferred to the corresponding A-D register $j$ each time when the A-D conversion per one pin is completed. When the comparator function is selected, the comparison result is stored into the $A N_{j}$ pin comparator result bit each time the comparison for one pin is completed.
(4) The operations for all selected analog input pins are performed again.
(5) The A-D converter repeats its operation until the A-D conversion start bit is cleared to "0" by software.

Figure 12.10 .3 shows the operation in the repeat sweep mode 0 .


Fig. 12.10.3 Operation in repeat sweep mode 0

## A-D CONVERTER

### 12.11 Repeat sweep mode 1

In the repeat sweep mode 1, the A-D conversions for input voltages from multiple selected analog input pins $A N_{j}\left(j=0\right.$ to 7 ) are performed repeatedly. In this mode, analog input pins $A N_{j}$ are divided into two groups: frequently-used pins and non-frequently-used pins. Then, the operation for all of the frequently-used pins is performed. Next, the operation for one of the non-frequently-used pins is performed. Figure 12.11 .1 shows the operation sequence in the repeat sweep mode 1. As shown in Figure 12.11.1, the non-frequently-used pin changes sequentially.
In this mode, no A-D conversion interrupt request occurs. Additionally, the A-D conversion start bit (bit 6 at address $1 \mathrm{E}_{16}$ ) remains set to " 1 " until it is cleared to " 0 " by software, and the $A-D$ converter repeats its operation while the A-D conversion start bit = "1."
This mode can be used with analog input pins $A N_{j}(j=0$ to 7 ).

### 12.11.1 Settings for repeat sweep mode 0

Figures 12.11.2 and 12.10.3 show initial setting examples for related registers in the repeat sweep mode 1. Be sure to select the frequently-used analog input pins by the A-D sweep pin select bits (bits 1 and 0 at address $1 \mathrm{~F}_{16}$ ). All pins that are not selected by the A-D sweep pin select bits become the non-frequentlyused pins.

## A-D CONVERTER

### 12.11 Repeat sweep mode 1

When the A-D sweep pin select bits (bits 1 and 0 at address 1 F16) = "002"
(Frequently used pin: pin ANo)



When the A-D sweep pin select bits (bits 1 and 0 at address 1 F16) = " 012 "
(Frequently used pins: pins ANo and AN1)



When the A-D sweep pin select bits (bits 1 and 0 at address 1 F16) $=$ " 102 "
(Frequently used pins: pins ANo to AN2)


When the A-D sweep pin select bits (bits 1 and 0 at address 1 F16) $=$ " 112 "
(Frequently used pins: pins ANo to AN3)

$\rightarrow$ : Operation sequence
$\square$ : Frequently used pins

Fig. 12.11.1 Operation sequence in repeat sweep mode 1


Continued on Figure 12.11.3.

Fig. 12.11.2 Initial setting example for related registers in repeat sweep mode 1 (1)

## A-D CONVERTER

### 12.11 Repeat sweep mode 1



Note: Writing to the following must be performed while the A-D converter halts (in other words, before a trigger is generated); this must be done independent of the operation mode of the A-D converter.

- Each bit of the A-D control register 0 , except wrinting of " 0 " to bit 6
- Each bit of the A-D control register 1
- Each bit of the A-D control register 2
- A-D register $j$ (when the comparator function is selected)
- Comparator function select register 0

Especially, when the VreF connection select bit is cleared from " 1 " to " 0 ," an interval of $1 \mu \mathrm{~s}$ or more must be elapsed before occurrence of a trigger.

Fig. 12.11.3 Initial setting example for related registers in repeat sweep mode 1 (2)

## A-D CONVERTER

12.11 Repeat sweep mode 1

### 12.11.2 Repeat sweep mode 1 operation

(1) The A-D converter starts its operation for the input voltage at pin $A N_{0}$ when the $A-D$ conversion start bit is set to "1."
(2) The A-D conversion for the input voltage at pin ANo is completed after 49 cycles of $\phi_{A D}$ in the 8bit resolution mode, or 59 cycles of $\phi_{A D}$ in the 10 -bit resolution mode. Then, the contents of the successive approximation register (conversion result) are transferred to the A-D register 0. When the comparator function is selected, the comparison for pin ANo is completed after 14 cycles of $\phi_{\mathrm{AD}}$. Then, the result of the comparison is stored into the ANo pin comparator result bit.
(3) The operations for all of the frequently-used analog input pins is performed. The conversion result is transferred to the corresponding A-D register $j$ each time when the A-D conversion per one pin is completed. When the comparator function is selected, the comparison result is stored into the $\mathrm{AN}_{\mathrm{j}}$ pin comparator result bit each time the comparison for one pin is completed.
(4) The operation for one of the non-frequently-used analog input pins is performed. (See Figure 12.11.1.)
(5) The operation for all of the frequently-used analog input pins is performed again.
(6) The operation for one of the non-frequently-used analog input pins is performed. This pin differs from the pin used in (4). (See Figure 12.11.1.)
(7) The A-D converter repeats its operation until the A-D conversion start bit is cleared to " 0 " by software.

## A-D CONVERTER

## [Precautions for A-D converter]

1. Be sure to clear the Vref connection select bit to " 0 ."
2. Writing to the following must be performed before a trigger is generated (in other words, while the A-D converter halts); this must be done independent of the operation mode of the A-D converter.

- Each bit of the A-D control register 0 , except writing of " 0 " to bit 6
- Each bit of the A-D control register 1
- Each bit of the A-D control register 2
- A-D register i (when the comparator function is selected)
- Comparator function select register 0
- Comparator function select register 1
- Comparator result register 0
- Comparator result register 1

Especially, when any instruction which clears the Vref connection select bit from "1" to "0" has been executed (in other words, the resistor ladder network is connected with pin $V_{\text {ref }}$ by this instruction), an interval of $1 \mu \mathrm{~s}$ or more must be elapsed before occurrence of a trigger.
3. When using pins $A N_{0}$ to $A N_{7}$, regardless of the $A-D$ operation mode, be sure to fix bit 3 of the analog input pin select bits 1 (bits 3 to 0 at address $\mathrm{DB}_{16}$ ) to "0."
4. Pins $A_{8}$ to $A_{11}$ can be used only in the one-shot mode or repeat mode.
5. The analog input pin select bits 0 (bits 2 to 0 at address $1 \mathrm{E}_{16}$ ) and the analog input pin select bits 1 (bits 3 to 0 at address $\mathrm{DB}_{16}$ ) must be specified again if the user switches the operation mode to the one-shot mode or repeat mode after the operation is performed in the single sweep mode, repeat sweep mode 0 , or repeat sweep mode 1.
6. Reading from A-D register $i$ (when the comparator function is selected) must be performed before occurrence of a trigger (in other words, while the A-D converter halts.). The value undefined at reading.
7. When using pin $A N_{7}$, be sure that the $D-A_{0}$ output enable bit (bit 0 at address $96_{16}$ ) $=$ " 0 " (output disabled). When using pin AN8, be sure that the D-A $A_{1}$ output enable bit (bit 1 at address $96_{16}$ ) = " 0 " (output disabled). Also, be sure not to use pin $\overline{\mathrm{CTS}_{2}} / \overline{\mathrm{RTS}}$.
When using pin $\mathrm{AN}_{9}$, be sure not to use pin $\overline{\mathrm{CTS}}_{2} / \mathrm{CLK}_{2}$.
When using pin $\mathrm{AN}_{10}$, be sure not to use pin $\mathrm{Rx}_{\mathrm{D}} \mathrm{D}_{\text {. }}$
When using pin $\mathrm{AN}_{11}$, be sure not to use pin $\mathrm{Tx}_{2}$.
8. Setting of bit 3 of the analog input pin select bits 1 (bits 3 to 0 at address $\mathrm{DB}_{16}$ ) to " 1 " invalidates the analog input pin select bits 0 (bits 2 to 0 at address $1 \mathrm{E}_{16}$ ).
9. Refer to section "Appendix 7. Countermeasures against noise" when using the A-D converter.

## CHAPTER D-A CONVERTER

13.1 Overview<br>13.2 Block description<br>13.3 D-A conversion method<br>13.4 Setting method<br>13.5 Operation description [Precautions for D-A converter]

## D-A CONVERTER

### 13.1 Overview, 13.2 Block description

### 13.1 Overview

The M37905 is provided with two independent D-A converters of the R-2R type with 8-bit resolution. These D-A converters convert the values loaded in D-A register $i(i=0,1)$ to analog voltages and output them from pin $\mathrm{DA}_{\mathrm{i}}$.

### 13.2 Block description

Figure 13.2.1 shows the block diagram of the D-A converter. The registers related to the D-A converter are described below.


Fig. 13.2.1 D-A converter block diagram

### 13.2.1 D-A control register

Figure 13.2.2 shows the structure of the D-A control register.
Pin DAi $(i=0,1)$ serves as the analog voltage output pin of the $D-A$ converter. Since pin DAi is equipped with no internal buffer amplifier, it is necessary to connect a buffer amplifier externally to pin DAi, if this pin is needed to be connected with a low-impedance load.
Pin DAi is multiplexed with an analog input pin and I/O pins for serial I/O. When any of the D-Ai output enable bits is set to " 1 " (output enabled), the corresponding pin is used only as pin DAi, not as any other multiplexed input/output pin (including a programmable I/O port pin).

| D-A control register (Address 9616) |  |  | b7 b6 b5 b4 b3 b2 b1 b0 |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |
| Bit | Bit name | Function | At reset | R/W |
| 0 | D-A ${ }_{0}$ output enable bit | 0 : Output is disabled. <br> 1: Output is enabled. (Notes 1, 2) | 0 | RW |
| 1 | D-A ${ }_{1}$ output enable bit | 0 : Output is disabled. <br> 1: Output is enabled. (Notes 1, 2) | 0 | RW |
| 7 to 2 | Nothing is assigned. |  | Undefined | - |
| Notes 1: Pin DAi is multiplexed with an analog input pin and I/O pins for serial I/O. When a D-Ai output enable bit = " 1 " (in other words, output is enabled.), however, the corresponding pin cannot function as any other multiplexed input/output pin (including a programmable I/O port pin). <br> 2: When not using the D-A converter, be sure to clear this bit to " 0 ." |  |  |  |  |

Fig. 13.2.2 Structure of D-A control register
(1) D-Ai output enable bits (Bits 0, 1)

Setting any of the D-Ai output enable bits to "1" (output enabled) allows the corresponding pin DAi to output D-A converted analog voltage, regardless of the contents of the corresponding bits of the port P7 and port P8 direction registers.
13.2.2 D-A register $i(i=0,1)$

Each pin DAi outputs the analog voltage corresponding to the value loaded in D-A register i. Figure 13.2.3 shows the structure of $\mathrm{D}-\mathrm{A}$ register i .

D-A register $\mathrm{i}(\mathrm{i}=0,1)$ (Addresses 9816, 9916)


| Bit | Function | At reset | R/W |
| :---: | :---: | :---: | :---: |
| 7 to 0 | Any value in the range from $00_{16}$ through $\mathrm{FF}_{16}$ can be set (Note), and this <br> value will be D-A converted and will be output. | 0 | RW |

Note: When not using the D-A converter, be sure to clear the contents of these bits to "0016."

Fig. 13.2.3 Structure of D-A register i

## D-A CONVERTER

### 13.3 D-A conversion method

### 13.3 D-A conversion method

The reference voltage VREF is divided according to the value loaded in D-A register i, and it is output as an analog voltage from pin DAi.
Figure 13.3.1 shows the equivalent circuit diagram of the D-A converter.


Note: In this case, the value of D-A register $i$ is " 2 A 16. ."
Fig. 13.3.1 Equivalent circuit diagram of D-A converter

### 13.4 Setting method

Figure 13.4.1 shows an initial setting example of registers related to the D-A converter.


Fig. 13.4.1 Initial setting example of registers related to D-A converter

### 13.5 Operation description

When any of the D-Ai output enable bits is set to " 1 ," the value loaded in D-A register i is converted to an analog voltage, and the analog voltage is output from pin DAi.
The relationship between analog output voltage V and value n , which has been loaded in D-A register i , can be expressed as follows :
$\mathrm{V}=\operatorname{VREF} \times \frac{\mathrm{n}}{256}(\mathrm{n}=0$ to 255$)$
VREF: Reference voltage

## D-A CONVERTER

## [Precautions for D-A converter]

## [Precautions for D-A converter]

1. Pin $D A_{i}$ is multiplexed with an analog input pin and $I / O$ pins for serial $I / O$. When any of the $D-A_{i}$ output enable bits is set to "1" (output enabled), the corresponding pin is used as pin DAi, not as any other multiplexed input/output pin (including a programmable I/O port pin).
2. When not using the D-A converter, be sure to do as follows:

- Clear the $\mathrm{D}-\mathrm{A}_{\mathrm{i}}(\mathrm{i}=0,1)$ output enable bit (bits 0,1 at address $96{ }_{16}$ ) to " 0 ."
- Clear the contents of D-A register i (addresses $98_{16}, 99_{16}$ ) to " $00_{16 .}$."


## CuAP『ER \{ \& WATCHDOG TIMER

14.1 Block description
14.2 Operation description
[Precautions for watchdog timer]

## WATCHDOG TIMER

### 14.1 Block description

The watchdog timer functions as follows:

- Detects a program runaway.
- At stop mode termination, measures a certain time after oscillation starts. (Refer to section"15.3 Stop mode.")


### 14.1 Block description

Figure 14.1.1 shows the block diagram of the watchdog timer, and registers relevant to the watchdog timer are described below.


- Watchdog timer register: address 6016
- Watchdog timer frequency select bit: bit 0 at address 6116
- Watchdog timer clock source select bits at STP termination: bits 7, 6 at address 6116
* When the most significant bit of the watchdog timer becomes " 0 ," this signal will be generated.

Note: During the stop mode and until the stop mode is terminated, setting for disabling the watchdog timer is ignored. (Refer to section "14.1.3 Particular function select register 2.")

Fig. 14.1.1 Block diagram of watchdog timer

### 14.1.1 Watchdog timer

Figure 14.1 .2 shows the structure of the watchdog timer register.
The watchdog timer is a 12-bit counter where the count source which is selected with the watchdog timer frequency select bit (bit 0 at address $61{ }_{16}$ ) is counted down. A value of "FFF ${ }_{16}$ " is automatically set in the watchdog timer if any of the following conditions is satisfied. An arbitrary value cannot be set to the watchdog timer.

- When dummy data is written to the watchdog timer register. (See Figure 14.1.2.)
- When the most significant bit of watchdog timer becomes "0."
- When the STP instruction is executed. (Refer to section "15.3 Stop mode.")
- At reset

Watchdog timer register (Address 6016)


| Bit | Function | At reset | R/W |
| :---: | :--- | :---: | :---: |
| 7 to 0 | Initializes the watchdog timer. <br> When dummy data has been written to this register, the watchdog timer's value is <br> initialized to "FFF 16 " (dummy data: $00_{16}$ to $\mathrm{FF}_{16}$ ). | Undefined | - |

Fig. 14.1.2 Structure of watchdog timer register

### 14.1.2 Watchdog timer frequency select register

Figure 14.1 .3 shows the structure of the watchdog timer frequency select register.

Watchdog timer frequency select register (Address 61 ${ }_{16}$ )


| Bit | Bit name | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Watchdog timer frequency select bit | $0: W_{512}$ <br> $1: \mathrm{Wf}_{32}$ | 0 | RW |
| 5 to 1 | Nothing is assigned. |  | Undefined | - |
| 6 | Watchdog timer clock source select bits at STP termination |  | 0 | RW |
| 7 |  |  | 0 | RW |

Fig. 14.1.3 Structure of watchdog timer frequency select register
(1) Watchdog timer frequency select bit (bit 0)

This bit is used to select a count source of the watchdog timer.
(2) Watchdog timer clock source select bits at STP termination (bits 7, 6)

These bits are used to select a count source at stop mode termination.
For details of the operation at stop mode termination, refer to section "15.3 Stop mode."

## WATCHDOG TIMER

### 14.1 Block description

14.1.3 Particular function select register 2

When not using the watchdog timer, this register can be used to disable the watchdog timer. Figure 14.1.4 shows the structure of the particular function select register 2.

| Particular function select register 2 (Address 6416) |  |  | b0 |
| :---: | :---: | :---: | :---: |
| Bit | Function | At reset | R/W |
| 7 to 0 | Disables the watchdog timer. <br> When values of " $79_{16}$ " and " $50_{16}$ " succeedingly in this order, the watchdog timer will stop its operation. | Undefined | - |

Note: After reset, this register can be set only once. Writing to this register requires the following procedure:

- Write values of "7916" and "5016" to this register succeedingly in this order.
- For the above writing, be sure to use the MOVMB (MOVM when $m=1$ ) instruction or the STAB (STA when $m=1$ ).

Note that the following: if an interrupt occurs between writing of " $79_{16 \text { " }}$ and next writing of " 5016 ," the watchdog timer does not stop its operation.
If any of the following has been performed after reset, writing to this register is disabled from that time:

- If this register is read out.
- If writing to this register is performed by the procedure other than the above procedure.

Fig. 14.1.4 Structure of particular function select register 2
In addition, even when the watchdog timer is disabled by this register, the watchdog timer can be active only at the stop mode termination if the external clock input select bit (bit 1 at address $62_{16}$ ) = "0." (Refer to section "15.3 Stop mode.")

### 14.2 Operation description

The operations of the watchdog timer are described below.

### 14.2.1 Basic operation

(1) Watchdog timer starts counting down from "FFF 16 ."
(2) When the watchdog timer's most significant bit becomes " 0 " (counted 2048 times), a watchdog timer interrupt request occurs. (See Table 14.2.1.)
(3) When the interrupt request occurs in above (2), a value of " $\mathrm{FFF}_{16 \text { " }}$ is set to the watchdog timer.

A watchdog timer interrupt is a non-maskable interrupt. When a watchdog timer interrupt request is accepted, the processor interrupt priority level (IPL) is set to "1112."

Table 14.2.1 Occurrence interval of watchdog timer interrupt request

| Watchdog timer <br> frequency select bit | $\mathrm{f}\left(\mathrm{f}_{\text {sys }}\right)=20 \mathrm{MHz}$ |  |
| :---: | :---: | :---: |
|  | Count source | Occurrence interval (Note) |
| 0 | $\mathrm{Wf}_{512}$ | 52.43 ms |
| 1 | $W f_{32}$ | 3.28 ms |

Note: This applies when the peripheral device's clock select bits 1,0 (bits 7, 6 at address $\mathrm{BC}_{16}$ ) $=$ " 002 ."

## WATCHDOG TIMER

### 14.2 Operation description

Be sure to write dummy data to the watchdog timer register (address 6016) before the most significant bit of the watchdog timer becomes "0." When writing to the watchdog timer is not performed owing to a program runaway and the watchdog timer's most significant bit becomes "0," a watchdog timer interrupt request occurs. This informs that a program runaway has occurred.
In order to reset the microcomputer when a program runaway has been detected, write " 1 " to the software reset bit (bit 6 at address $5 \mathrm{E}_{16}$ ) in the watchdog timer interrupt routine.
Figure 14.2.1 shows an example of a program runaway detected by the watchdog timer.


Notes 1: Be sure to initialize the watchdog timer before the most significant bit of the watchdog timer becomes " 0 ." (In other words, be sure to write dummy data to address 6016 before a watchdog timer interrupt request occurs).
2: When a program runaway occurs, values of the data bank register (DT), direct page register (DPRi), etc., may be changed. When "1" is written to the software reset bit by an addressing mode using DT, DPRi, etc., be sure to set values to DT and DPRi, etc. again.

Fig. 14.2.1 Example of program runaway detection by watchdog timer

### 14.2.2 Stop period

The watchdog timer stops its operation in any of the following cases:
(1) During Wait mode (Refer to section "15.4 Wait mode.")
(2) During Stop mode (Refer to section "15.3 Stop mode.")

When state (1) has been terminated, the watchdog timer restarts counting from the state immediately before it stops its operation. For the watchdog timer's operation at termination of state (2), refer to section "14.2.3 Operation in stop mode."

### 14.2.3 Operations in stop mode

When the STP instruction has been executed, a value of "FFF ${ }_{16}$ " is set to the watchdog timer, and the watchdog timer stops its operation in the stop mode. Immediately after the stop mode termination, the watchdog timer operates as follows.
(1) When stop mode is terminated by hardware reset

Supply of $\phi$ сри and $\phi$ віи starts immediately after the stop mode termination, and the microcomputer performs "operation after reset." (Refer to "CHAPTER 3. RESET.") The watchdog timer frequency select bit becomes " 0 ," and the watchdog timer starts counting of $\mathrm{Wf}_{512}$ from "FFF ${ }_{16}$."
(2) When stop mode is terminated by interrupt occurrence (with watchdog timer used) (Note) Immediately after the stop mode termination, the watchdog timer starts counting the count source selected by the watchdog timer clock source select bits at STP termination (bits 6, 7 at address 6116), starting from "FFF ${ }_{16}$." It is independent of the watchdog timer frequency select bit (bit 0 at address $61{ }_{16}$ ). When the most significant bit of the watchdog timer becomes " 0 ," supply of $\phi$ сри and $\phi$ віи starts. (At this time, no watchdog timer interrupt request occurs.)
When supply of $\phi$ сри and $\phi$ віи starts, the routine of the interrupt which the microcomputer used to terminate the stop mode is executed. The watchdog timer restarts counting of the count source (Wf $\mathrm{W}_{32}$ or $W_{512}$ ), which was counted immediately before execution of the STP instruction, starting from "FFF 16 ."

Note: For the setting of the usage of the watchdog timer, refer to section "15.3 Stop mode."
(3) When stop mode is terminated by interrupt occurrence (with watchdog timer not used) (Note) Supply of $\phi$ сри and $\phi$ віи starts immediately after the stop mode termination, and the routine of the interrupt which the microcomputer used to terminate the stop mode is executed. The watchdog timer restarts counting of the count source $\left(\mathrm{Wf}_{32}\right.$ or $\left.\mathrm{Wf}_{512}\right)$, which was counted immediately before execution of the STP instruction, starting from "FFF 16 ."

Note: For the setting of the usage of the watchdog timer, refer to section "15.3 Stop mode."

## WATCHDOG TIMER

## [Precautions for watchdog timer]

## [Precautions for watchdog timer]

1. When dummy data has been written to address $60{ }_{16}$ with the 16 -bit data length, writing to address $61_{16}$ is simultaneously performed. Accordingly, when the user does not want to change the contents of the watchdog timer frequency select bit (bit 0 at address $61{ }_{16}$ ) and watchdog timer clock source select bits at STP termination (bits 6,7 at address $61_{16}$ ), be sure to write again the values which are currently set in these bits, simultaneously with writing to address 6016.
2. When the STP instruction is executed, the watchdog timer stops its operation. If the STP instruction's code $\left(31_{16}, 30_{16}\right)$ has accidentally been executed owing to a program runaway, the watchdog timer stops its operation. Therefore, in the system where the watchdog timer is used to detect a program runaway, we recommend that the STP instruction invalidity select bit (bit 0 at address 6216) = "1." (STP instruction is invalid.) Refer to section "15.3 Stop mode."

## CルAPTER ๆ写 STOP AND WAIT MODES

15.1 Overview<br>15.2 Block description<br>15.3 Stop mode<br>15.4 Wait mode

## STOP AND WAIT MODES

### 15.1 Overview

### 15.1 Overview

When there is no need for operation of the central processing unit (CPU), the stop and wait modes are used to stop oscillation or internal clock. As a result, the power consumption can be saved. The microcomputer enters the stop mode when the STP instruction has been executed; the microcomputer enters the wait mode when the WIT instruction has been executed.
The stop and wait modes are terminated by an interrupt request occurrence or hardware reset.
Table 15.1.1 lists the states in the stop and wait modes and operations after these modes are terminated.

Table 15.1.1 States in stop and wait modes and operations after these modes are terminated


Notes 1: This applies when the PLL circuit operation enable bit (bit 1 at address $\mathrm{BC}_{16}$ ) = "1."
2: See Table 15.3.2.

### 15.2 Block description

Figure 15.2.1 shows the block diagram of the clock generating circuit with the STP and WIT instructions. Also, registers relevant to these modes are described below.


Fig. 15.2.1 Block diagram of clock generating circuit with STP and WIT instructions

## STOP AND WAIT MODES

### 15.2 Block description

### 15.2.1 Particular function select register 0

Figure 15.2 .2 shows the structure of the particular function select register 0, and Figure 15.2 .3 shows the writing procedure for the particular function select register 0 .

Particular function select register 0 (Address 62 ${ }_{16}$ )


| Bit | Bit name | Function | At reset | R/W |
| :---: | :--- | :--- | :---: | :---: |
| 0 | STP instruction invalidity select bit | $0:$0 STP instruction is valid. <br> $1:$ STP instruction is invalid. | 0 | RW <br> (Note) |
| 1 | External clcok input select bit | $0:$ Oscillation circuit is active. (Oscillator is connected.) <br> Watchdog timer is used at stop mode termination. <br> $1:$ Oscillation circuit is inactive. (External clock is <br> input.) <br> When the system clock select bit (bit 5 at address BC 16$)=" 0, "$ <br> watchdog timer is not used at stop mode termination. <br> When the system clock select bit $=" 1, "$ <br> watchdog timer is used at stop mode termination. | 0 | RW <br> (Note) |
| 7 to 2 | Fix these bits to "000000." |  | 0 | RW |

Note: Writing to these bits requires the following procedure:

- Write " 5516 " to this register. (The bit status does not change only by this writing.)
- Succeedingly, write " 0 " or " 1 " to each bit.

Also, use the MOVMB (MOVM when $m=1$ ) instruction or STAB (STA when $m=1$ ) instruction.
If an interrupt occurs between writing of " 5516 " and next writing of " 0 " or " 1 ," latter writing may be ignored. When there is a possibility that an interrupt occurs at the above timing, be sure to read this bit's contents after writing of "0" or "1," and verify whether " 0 " or " 1 " has correctly been written or not.

Fig. 15.2.2 Structure of particular function select register 0
(1) STP instruction invalidity select bit (bit 0)

Setting this bit to "1" invalidates the STP instruction. When using the stop mode, be sure to clear this bit to "0."
Writing to this bit requires the following procedure:

- Write " $55_{16}$ " to address $62_{16}$.
- Succeedingly, write " 0 " or " 1 " to this bit. (See Figure 15.2.3.)

If an interrupt occurs between writing of " 5516 " and next writing of " 0 " or " 1 ," latter writing may be ignored. When there is a possibility that an interrupt occurs at the above timing, be sure to read this bit's contents after writing of " 0 " or " 1 ," and verify whether " 0 " or " 1 " has correctly been written or not.

## (2) External clock input select bit (bit 1)

When this bit = " 0 ," the oscillation driver circuit between pins Xin and Xout is operationg. At the stop mode termination owing to an interrupt occurrence, the watchdog timer is used.
Setting this bit to "1" stops the oscillation driver circuit between pins Xin and Xout and keeps the output level at pin Xout being "H." (Refer to section "16.3 Stop of oscillation circuit.") At the stop mode termination owing to an interrupt occurrence, the watchdog timer is not used if the system clock select bit (bit 5 at address $\mathrm{BC}_{16}$ ) = " 0 ," where as the watchdog timer is used if the system clock select bit = "1."
 Note that if an interrupt occurs between writing of " 5516 " and next writing of " 0 " or " 1 ," latter writing may be ignored. When there is a possibility that an interrupt occurs at the above timing, be sure to read this bit's contents after writing of " 0 " or " 1 ," and verify whether " 0 " or " 1 " has correctly been written or not.

In addition, even when the watchdog timer is disabled by the particular function select register 2 (address $64_{16}$ ), the watchdog timer can be active only at the stop mode termination if this bit $=$ " 0 ." (Refer to section "15.3 Stop mode.")


Fig. 15.2.3 Writing procedure for particular function select register 0

## STOP AND WAIT MODES

### 15.2 Block description

### 15.2.2 Particular function select register 1

Figure 15.2 .4 shows the structure of the particular function select register 1 .

Particular function select register 1 (Address 6316)


| Bit | Bit name | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | STP-instruction-execution status bit | 0 : Normal operation. <br> 1 : During execution of STP instruction | (Note 1) | RW (Note 2) |
| 1 | WIT-instruction-execution status bit | 0 : Normal operation. <br> 1 : During execution of WIT instruction | (Note 1) | $\begin{gathered} \text { RW } \\ \text { (Note 2) } \end{gathered}$ |
| 2 | Fix this bit to "0." |  | 0 | RW |
| 3 | System clock stop select bit at WIT <br> (Note 3) | $0:$ In the wait mode, system clock $\mathrm{f}_{\text {sys }}$ is active. <br> 1 : In the wait mode, system clock fsys is inactive. | 0 | RW |
| 4 | Fix this bit to "0." |  | 0 | RW |
| 5 | The value is " 0 " at reading. |  | 0 | - |
| 6 | Timer B2 clock source select bit (Valid in event counter mode.) (Note 4) | 0 : External signal input to the TB2in pin is counted. <br> $1: \mathrm{f}_{32}$ is counted. | 0 | RW |
| 7 | The value is " 0 " at reading. |  | 0 | - |

Notes 1: At power-on reset, this bit becomes " 0 ." At hardware reset or software reset, this bit retains the value just before reset. 2: Even when " 1 " is written, the bit status will not change.
3: Setting this bit to " 1 " must be performed just before execution of the WIT instruction. Also, after the wait state is terminated, this bit must be cleared to " 0 " immediately.
4: When using timer B2 in the pulse period/pulse width measurement mode, be sure to clear this bit to " 0 ."

Fig. 15.2.4 Structure of particular function select register 1
(1) STP-instruction-execution status bit (bit 0)

When the microcomputer enters the stop mode, this bit becomes "1," indicating that the STP instruction has been executed.
This bit becomes " 0 " at power-on reset. At hardware reset and software reset, this bit retains the value immediately before reset. Therefore, this bit is used for the following verification:

- Which of the power-on reset and hardware reset has been used to reset the system?
- Has the hardware reset been used for the stop mode termination?

This bit is cleared to " 0 " by writing " 0 " to this bit. Although, even when " 1 " is written to this bit, this bit does not change.
At the stop mode termination, be sure to clear this bit to " 0 " by software.

## (2) WIT-instruction-execution status bit (bit 1)

When the microcomputer enters the wait mode, this bit becomes " 1 ," indicating that the WIT instruction has been executed.
This bit becomes " 0 " at power-on reset. At hardware reset and software reset, this bit retains the value immediately before reset. Therefore, this bit is used for the following verification:

- Which of the power-on reset and hardware reset has been used to reset the system?
- Has the hardware reset been used for the wait mode termination?

This bit is cleared to " 0 " by writing " 0 " to this bit. Although, even when " 1 " is written to this bit, this bit does not change.
At the wait mode termination, be sure to clear this bit to " 0 " by software.
15.2.3 Watchdog timer frequency select register

Figure 15.2 .5 shows the structure of the watchdog timer frequency select register.

$$
\text { Watchdog timer frequency select register (Address } 61_{16} \text { ) }
$$



| Bit | Bit name | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Watchdog timer frequency select bit | $\begin{aligned} & 0: W f_{512} \\ & 1: W f_{32} \end{aligned}$ | 0 | RW |
| 5 to 1 | Nothing is assigned. |  | Undefined | - |
| 6 | Watchdog timer clock source select bits at STP termination | $\begin{aligned} & \text { b7 b6 } \\ & 00 \\ & 0 \end{aligned}: \mathrm{fX}_{32}$ | 0 | RW |
| 7 |  |  | 0 | RW |

Fig. 15.2.5 Structure of watchdog timer frequency select register
(1) Watchdog timer clock source select bits at STP termination (bits 7, 6)

These bits are used to select a count source at stop mode termination.
For details of the operation at stop mode termination, refer to section "15.3 Stop mode."

## STOP AND WAIT MODES

### 15.3 Stop mode

### 15.3 Stop mode

When the STP instruction has been executed, each of the oscillation and the PLL frequency multiplier's operation becomes inactive. This state is called "stop mode." (See Table 15.1.1)
In the stop mode, even when oscillation becomes inactive, the contents of the internal RAM can be retained if Vcc (the power source voltage) $\geq \mathrm{V}_{\text {bam }}$ (RAM hold voltage). Furthermore, since the CPU and internal peripheral devices which use any of clocks $f_{1}$ to $f_{4096}, \mathrm{Wf}_{32}$, $\mathrm{W}_{512}$ stop their operations, the power consumption can be saved.
The stop mode is terminated owing to an interrupt request occurrence or hardware reset.
When terminated owing to an interrupt request occurrence, an instruction can be executed immediately after termination if all of the following conditions are satisfied. (Refer to section "15.3.2 Terminate operation at interrupt request occurrence (when not using watchdog timer)."):

- An stable clock is input from the external. (The external clock input select bit (bit 1 at address $62_{16}$ ) $=$ " 1 .")
- The PLL frequency multiplier is not used. (The system clock select bit (bit 5 at address $\mathrm{BC}_{16}$ ) $=$ " 0 .")

When terminated owing to an interrupt request occurrence, an instruction will be executed after the oscillation stabilizing time has been measured by using the watchdog timer if any of the following conditions is satisfied. (Refer to section "15.3.1 Terminate operation at interrupt request occurrence (when using watchdog timer)."):

- An oscillator is used. (The external clock input select bit (bit 1 at address $62_{16}$ ) = " 0 .")
- The PLL frequency multiplier is used. (The system clock select bit (bit 5 at address $\mathrm{BC}_{16}$ ) $=$ " 1 .")


### 15.3.1 Terminate operation at interrupt request occurrence (when using watchdog timer)

At the stop mode termination, execution of an instruction is started after a certain time has been measured by using the watchdog timer. (See Figure 15.3.1.)
(1) When an interrupt request occurs, an oscillator starts its operation. Also, when the PLL circuit operation enable bit (bit 1 at address $\mathrm{BC}_{16}$ ) = "1," the PLL frequency multiplier starts its operation. Simultaneously with this, each supply of clocks $\mathrm{f}_{\text {sys }}, \phi_{1}, \mathrm{f}_{1}$ to $\mathrm{f}_{4096}, \mathrm{Wf}_{32}$, Wf $\mathrm{f}_{512}$ starts.
(2) By start of oscillation in $(1)$, the watchdog timer starts its operation. Regardless of the watchdog timer frequency select bit (bit 0 at address $61_{16}$ ), the watchdog timer counts a count source ( $\mathrm{fX} \mathrm{X}_{16}$ to $\mathrm{fX}_{128}$ ), which is selected by the watchdog timer clock source select bits at STP termination (bits 7, 6 at address $61{ }_{16}$ ). This counting is started from a value of " $\mathrm{FFF}_{16 \text {." }}$
(3) When the most significant bit (MSB) of the watchdog timer becomes " 0 ," each supply of $\phi$ сри, фвіи starts. (At this time, no watchdog timer interrupt request occurs.) Also, the count source of the watchdog timer returns to the count source selected by the watchdog timer frequency select bits (in order words, Wf $\mathrm{W}_{32}$ or $\mathrm{Wf}_{512}$ ).
(4) The interrupt request which occurred in (1) is accepted.

For the watchdog timer, refer to "CHAPTER 14. WATCHDOG TIMER."
Table 15.3.1 lists the interrupts which can be used to terminate the stop mode.
Table 15.3.1 Interrupts which can be used to terminate stop mode

| Interrupt | Usage condition for interrupt request occurrence |
| :--- | :--- |
| $\overline{\mathrm{INT}_{\mathrm{i}} \text { interrupt ( } \mathrm{i}=0 \text { to } 7 \text { ) }}$ | - |
| Timer Ai interrupt $(\mathrm{i}=0$ to 9$)$ | In event counter mode |
| Timer Bi interrupt $(\mathrm{i}=0$ to 2$)$ |  |
| UARTi transmit interrupt $(\mathrm{i}=0$ to 2$)$ | When an external clock is selected. |
| UARTi receive interrupt $(\mathrm{i}=0$ to 2$)$ |  |

Notes 1: When multiple interrupts are enabled, the stop mode is terminated owing to the interrupt request which occurs first.
2: For interrupts, refer to "CHAPTER 6. INTERRUPTS" and each peripheral device's chapter.

Before executing the STP instruction, be sure to enable an interrupt which is to be used for the stop mode termination.
Also, make sure that the interrupt priority level of an interrupt, which is to be used for the termination, is higher than the processor interrupt priority level (IPL) of a routine where the STP instruction is executed. After oscillation starts ( $(1)$, there is a possibility that each interrupt request occurs until the supply of $\phi$ cpu, фвіи starts (3). The interrupt requests which occurred during this period are accepted in order of priority after the watchdog timer's MSB becomes " 0 ." (When the level sense of an $\mathbb{N T}_{i}$ interrupt is used, however, no interrupt request is retained. Therefore, if pin $\overline{\mathrm{NT}} \mathrm{T}_{\mathrm{i}}$ is at the invalid level when the watchdog timer's MSB becomes " 0 ," no interrupt request is accepted.) For an interrupt which has no need to be accepted, be sure to set its interrupt priority level to " 0 " (Interrupt disabled) before executing the STP instruction.

### 15.3.2 Terminate operation at interrupt request occurrence (when not using watchdog timer)

At the stop mode termination, an instruction is executed without use of the watchdog timer. (See Figure 15.3.1.)
(1) When an interrupt request occurs, clock input from pin $\mathrm{X}_{\text {IN }}$ starts. Simultaneously, supply of clocks $\mathrm{f}_{\text {sys }}$, $\phi_{1}, \mathrm{f}_{1}$ to $\mathrm{f}_{4096}, \mathrm{Wf}_{32}, \mathrm{Wf}_{512}$ starts.
(2) Supply of $\phi с$ ри, фвіи starts after the time listed in Table 15.3.2 has elapsed.
(3) The interrupt request which occurred in (1) is accepted.

Table 15.3.2 Time after stop mode is terminated until supply of фсри, фвіи starts

| Watchdog timer clock source <br> select bits at STP termination <br> (bits 7, 6 at address 6116) | Time until supply of <br> $\phi$ cpu and $\phi$ вiu starts |
| :---: | :---: |
| 00 | $\mathrm{f} \mathrm{X}_{\mathrm{IN}} \times 19$ cycles |
| 01 | $\mathrm{f} \mathrm{X}_{\mathrm{IN}} \times 11$ cycles |
| 10 | $\mathrm{f} \mathrm{X}_{\mathrm{N}} \times 67$ cycles |
| 11 | $\mathrm{f} \mathrm{X}_{\mathrm{IN}} \times 35$ cycles |

Before executing the STP instruction, be sure to set as follows:

- Enable an interrupt which is to be used for the stop mode termination.

Also, make sure that the interrupt priority level of an interrupt, which is to be used for the termination, is higher than the processor interrupt priority level (IPL) of a routine where the STP instruction is executed.

■ The external clock input select bit (bit 1 at address $62_{16}$ ) $=$ " 1 " (Note)
■ The system clock select bit (bit 5 at address $\mathrm{BC}_{16}$ ) $=$ " 0 " (Note)
Note: Simultaneously, the oscillation driver circuit between pins $X_{\text {In }}$ and Xout stops, and the output level at pin Xout is kept "H." (Refer to section "16.3 Stop of oscillation circuit.")

### 15.3 Stop mode



Note: This applies when the PLL circuit operation enable bit (bit 1 at address BC 16 ) = "1."


These are clocks selected by the watchdog timer clock source select bits at STP termination (bits 7, 6 at address 61 1.)

When not using watchdog timer


Note: Time listed in Table 15.3.2. See Figure 19.1.3 for the built-in flash memory version.
Fig. 15.3.1 Stop mode terminate sequence owing to interrupt request occurrence

## STOP AND WAIT MODES

15.3.3 Terminate operation at hardware reset

Although each of the CPU and SFR area is initialized, the contents of the internal RAM immediately before the STP instruction execution are retained. The terminate sequence is the same as the internal processing sequence after reset.
For reset, refer to "CHAPTER 3. RESET."
Also, the STP-instruction-execution status bit (bit 0 at address $63_{16}$ ) is used for the following verification:

- Which of the power-on reset and hardware reset has been used to reset the system?
- Has the hardware reset been used for the stop mode termination?


## STOP AND WAIT MODES

### 15.4 Wait mode

### 15.4 Wait mode

When the WIT instruction is executed, both of фсри and фвіи become inactive. (The oscillation does not become inactive.) This state is called "wait mode." (See Table 15.1.1.)
In the wait mode, the power consumption can be saved with Vcc (the power source voltage) retained. When using no internal peripheral device in the wait mode, the power consumption can be saved furthermore since each of fsys and internal peripheral device's operation clock can be inactive. (Refer to section "16.2 Stop of system clock in wait mode.")
The wait mode is terminated owing to an interrupt request occurrence or hardware reset. The wait mode terminate operation is described below.

### 15.4.1 Terminate operation at interrupt request occurrence

(1) When an interrupt request occurs, each supply of фсри and фвіи starts.
(2) The interrupt request which occurred in (1) is accepted.

Table 15.4.1 lists the interrupts which can be used for the wait mode termination.
Table 15.4.1 Interrupts which can be used for wait mode termination

| Interrupt | Usage conditions for interrupt request occurrences |  |
| :---: | :---: | :---: |
|  | System clock in action | System clock out of action |
| $\overline{\mathrm{NT}_{\mathrm{i}}}$ interrupt ( $\mathrm{i}=0$ to 7) | - |  |
| Timer Ai interrupt ( $\mathrm{i}=0$ to 9 ) | $\square$ | In event counter mode |
| Timer Bi interrupt ( $\mathrm{i}=0$ to 2) |  |  |
| UARTi transmit interrupt (i=0 to 2) | - | When an external clock is selected. |
| UARTi receive interrupt (i = 0 to 2) |  |  |
| A-D conversion interrupt | - | Do not use. |

Notes 1: When multiple interrupts are enabled, the wait mode is terminated owing to the interrupt request which occurs first.
2: For interrupts, refer to "CHAPTER 6. INTERRUPTS" and each peripheral device's chapter.
Before executing the WIT instruction, be sure to enable an interrupt which is to be used for the wait mode termination.
Also, make sure that the interrupt priority level of an interrupt, which is to be used for termination, is higher than the processor interrupt priority level (IPL) of a routine where the WIT instruction is executed. Also, when multiple interrupts in Table 15.4.1 are enabled, the wait mode is terminated owing to the interrupt request which occurs first.

### 15.4.2 Terminate operation at hardware reset

Although each of the CPU and SFR area is initialized, the contents of the internal RAM immediately before the WIT instruction execution are retained. The terminate sequence is the same as the internal processing sequence after reset.
For reset, refer to "CHAPTER 3. RESET."
Also, the WIT-instruction-execution status bit (bit 1 at address $63_{16}$ ) is used for the following verification:

- Which of the power-on reset and hardware reset has been used to reset the system?
- Has the hardware reset been used for the wait mode termination?


## CルAPTER fG <br> POWER SAVING FUNCTIONS

16.1 Overview
16.2 Inactivity of system clock in wait mode
16.3 Stop of oscillation circuit
16.4 Pin Vref disconnection

## POWER SAVING FUNCTIONS

### 16.1 Overview

This chapter explains the functions to save the power consumption of the microcomputer and the total system including the microcomputer.

### 16.1 Overview

Table 16.1.1 lists the overview of the power saving functions. Each of these functions saves the power consumption of the total system. The registers related to the power saving functions are explained in the following.

Table 16.1.1 Overview of power saving functions

| Item | Function | Reference |
| :--- | :--- | :--- |
| Inactivity of system clock in | In the wait mode, operating clocks for the internal peripheral <br> wait mode | CHAPTER 15. STOP <br> devices and fsys can be inactive. |
| Stop of oscillation circuit | When a stable clock externally generated is used, the drive <br> circuit for oscillation between pins $X_{\text {I }}$ and Xout can be stopped. <br> (The output level at pin Xout is fixed to "H.") | CHAPTER 4. CLOCK <br> GENERATING CIRCUIT, <br> Section 15.3 Stop mode |
| Pin VREF disconnection | The VREF input can be disconnected when the A-D converter <br> is not used | CHAPTER 12. A-D CONVERTER |

## POWER SAVING FUNCTIONS

16.1.1 Particular function select register 0

Figure 16.1 .1 shows the structure of the particular function select register 0, and Figure 16.1 .2 shows the writing procedure for the particular function select register 0 .

| Particular function select register 0 (Address 6216) |  | dress 62 ${ }_{16}$ )b7 <br> 0 | b7 b6 b5 b4 b3 b2 b1 b0 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bit | Bit name | Function |  | At res | R/W |
| 0 | STP instruction invalidity select bit | 0 : STP instruction is valid. <br> 1 : STP instruction is invalid. |  | 0 | RW <br> (Note) |
| 1 | External clcok input select bit | 0 : Oscillation circuit is active. (Oscillator is conn Watchdog timer is used at stop mode term <br> 1 : Oscillation circuit is inactive. (External clock input.) <br> When the system clock select bit (bit 5 at address BC watchdog timer is not used at stop mode terminatio When the system clock select bit = "1," watchdog timer is used at stop mode termination. | ected.) <br> nation. <br> $k$ is (16) = "0," <br> n. | 0 | RW (Note) |
| 7 to 2 | Fix these bits to "000000." |  |  | 0 | RW |
| Note: Writing to these bits requires the following procedure: <br> - Write " 5516 " to this register. (The bit status does not change only by this writing.) <br> - Succeedingly, write " 0 " or " 1 " to each bit. <br> Also, use the MOVMB (MOVM when $m=1$ ) instruction or STAB (STA when $m=1$ ) instruction. <br> If an interrupt occurs between writing of " 5516 " and next writing of " 0 " or " 1 ," latter writing may be ignored. When there is a possibility that an interrupt occurs at the above timing, be sure to read this bit's contents after writing of " 0 " or " 1 ," and verify whether " 0 " or " 1 " has correctly been written or not. |  |  |  |  |  |

Fig. 16.1.1 Structure of particular function select register 0

## POWER SAVING FUNCTIONS

### 16.1 Overview

(1) External clock input select bit (bit 1)

When this bit $=$ " 0 ," the oscillation driver circuit between pins $X_{I N}$ and Xout is operationg. Also, at the stop mode termination owing to an interrupt request occurrence, the watchdog timer is used.
Setting this bit to "1" stops the oscillation driver circuit between pins Xin and Xout and keeps the output level at pin Xout being "H." (Refer to section "16.3 Stop of oscillation circuit.") At the stop mode termination owing to an interrupt request occurrence, the watchdog timer is not used if the system clock select bit (bit 5 at address $\mathrm{BC}_{16}$ ) $=$ " 0 ," where as the watchdog timer is used if the system clock select bit = "1."
To rewrite this bit, write " 0 " or " 1 " just after writing of " 5516 " to address $62_{16 .}$. (See Figure 16.1.2.) Note that if an interrupt occurs between writing of " 5516 " and next writing of " 0 " or " 1 ," latter writing may be ignored. When there is a possibility that an interrupt occurs at the above timing, be sure to read this bit's contents after writing of " 0 " or " 1 ," and verify whether " 0 " or " 1 " has correctly been written or not.

In addition, even when the watchdog timer is disabled by the particular function select register 2 (address 64 ${ }_{16}$ ), the watchdog timer can be active only at the stop mode termination if this bit $=$ " 0 ." (Refer to section "15.3 Stop mode.")


Fig. 16.1.2 Writing procedure for particular function select register 0

## POWER SAVING FUNCTIONS

16.1.2 Particular function select register 1

Figure 16.1.3 shows the structure of the particular function select register 1.

Particular function select register 1 (Address 6316)


| Bit | Bit name | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | STP-instruction-execution status bit | 0 : Normal operation. <br> 1 : During execution of STP instruction | (Note 1) | RW (Note 2) |
| 1 | WIT-instruction-execution status bit | 0 : Normal operation. <br> 1 : During execution of WIT instruction | (Note 1) | RW (Note 2) |
| 2 | Fix this bit to " 0. " |  | 0 | RW |
| 3 | System clock stop select bit at WIT <br> (Note 3) | 0 : In the wait mode, system clock fys is active. <br> 1 : In the wait mode, system clock $\mathrm{f}_{\text {sys }}$ is inactive. | 0 | RW |
| 4 | Fix this bit to " 0 ." |  | 0 | RW |
| 5 | The value is " 0 " at reading. |  | 0 | - |
| 6 | Timer B2 clock source select bit (Valid in event counter mode.) (Note 4) | 0 : External signal input to the TB2in pin is counted. $1: f X_{32}$ is counted. | 0 | RW |
| 7 | The value is " 0 " at reading. |  | 0 | - |

Notes 1: At power-on reset, this bit becomes "0." At hardware reset or software reset, this bit retains the value just before reset. 2: Even when " 1 " is written, the bit status will not change.
3: Setting this bit to " 1 " must be performed just before execution of the WIT instruction. Also, after the wait state is terminated, this bit must be cleared to " 0 " immediately.
4: When using timer B2 in the pulse period/pulse width measurement mode, be sure to clear this bit to " 0 ."
Fig. 16.1.3 Structure of particular function select register 1
(1) System clock stop select bit at WIT (bit 3)

Setting this bit to "1" makes the following clocks inactive in the wait mode: the operating clocks for the internal peripheral devices and $f_{\text {sys }}$. (Refer to section "16.2 Inactivity of system clock in wait mode.")

## POWER SAVING FUNCTIONS

### 16.2 Inactivity of system clock in wait mode

### 16.2 Inactivity of system clock in wait mode

In the wait mode, if there is not need to operate the internal peripheral devices, setting the system clock stop select bit at WIT (See Figure 16.1.3.) to "1" makes the following clocks inactive: the operating clocks for the internal peripheral devices and $\mathrm{f}_{\text {sys. }}$. This saves the power consumption of the microcomputer. Table 16.2.1 lists the states and operations in the wait mode and after this mode is terminated.

Table 16.2.1 States and operations in wait mode and after this mode is terminated

| Item |  | System clock is active. (bit 3 at address $6316=0$ ) | System clock is inactive. (bit 3 at address $6316=1$ ) |
| :---: | :---: | :---: | :---: |
|  | Oscillation | Active. |  |
|  | PLL frequency multiplier | Operates (Note). |  |
|  | фсри, фвіи <br> fsys, Clock $\phi$, <br> $\mathrm{f}_{1}$ to $\mathrm{f}_{4} 096$ | Inactive. |  |
|  |  | Active. | Inactive. |
|  | $\mathrm{Wf}_{32}, \mathrm{Wf}_{512}$ |  |  |
|  | -¢ ${ }_{\text {- }}$ Timers A, B | Operates. | Can operate only in the event counter mode. |
|  | 흥 Serial I/O | Operates. | Can operate only when an external clock is selected. |
|  | A A-D converter | Operates. | Stopped. |
|  | 읗 D-A converter | Operates. | Stopped. |
|  | \% Watchdog timer | Stopped. |  |
|  | 彦 Pins | Retains the state at the WIT instruction execution. |  |
|  | Termination due to interrupt request occurrence | Supply of фсри, фвіи starts immediately just after termination. |  |
|  | Termination due to hardware reset | Operation after hardware reset |  |

Note: This applies when the PLL circuit operation enable bit (bit 1 at address $\mathrm{BC}_{16}$ ) $=$ " 1 ."

# POWER SAVING FUNCTIONS 

### 16.3 Stop of oscillation circuit, 16.4 Pin Vref disconnection

### 16.3 Stop of oscillation circuit

When a stable clock externally generated is input to pin Xin, power consumption can be saved by setting the external clock input select bit to "1" to stop the drive circuit for oscillation between pins Xin and Xout. (See Figure 16.1.1.) At this time, the output level at pin Xout is fixed to "H." Also, if the system clock select bit (bit 5 at address $\mathrm{BC}_{16}$ ) $=$ " 0 ," the watchdog timer is not used when the stop mode is terminated owing to an interrupt request occurrence; therefore, the microcomputer can start instruction execution just after termination of the stop mode. When the system clock select bit $=$ " 1, " in this case, the watchdog timer is used.

### 16.4 Pin Vref disconnection

When the A-D converter is not used, power consumption can be saved by setting the $\mathrm{V}_{\text {ref connection select }}$ bit (See Figure 16.4.1) to "1." It is because the reference voltage input pin (Vref) is disconnected from the ladder resistors of the A-D converter, and there is no current flow between them.
When the Vref connection select bit has been cleared from " 1 " (Vref disconnected) to " 0 " (Vref connected), be sure to start the A-D conversion after an interval of $1 \mu \mathrm{~s}$ or more has elapsed.


Fig. 16.4.1 Structure of A-D control register 1

## POWER SAVING FUNCTIONS

### 16.4 Pin Vref disconnection

MEMORANDUM

## CHAPTER 17 <br> DEBUG FUNCTION

17.1 Overview
17.2 Block description
17.3 Address matching detection mode
17.4 Out-of-address-area detection mode [Precautions for debug function]

## DEBUG FUNCTION

### 17.1 Overview, 17.2 Block description

### 17.1 Overview

When the CPU fetches an op code (op-code fetch), the debug function generates an address matching detection interrupt request if a selected condition is satisfied as a result of comparison between the address where the op code to be fetched is stored (in other words, the contents of PG and PC) and the specified address.
The debug function provides the following 2 modes:
(1) Address matching detection mode

When the contents of PG and PC match with the specified address, an address matching detection interrupt request occurs. This mode can be used for avoiding or modifying a portion of a program.

## (2) Out-of-address-area detection mode

When the contents of PG and PC go out of the specified area, an address matching detection interrupt request occurs. This mode can be used for the program runaway detection by specifying the area where a program exists.

Note that an address matching detection interrupt is a non-maskable software interrupt. For details of this interrupt, refer to "CHAPTER 6. INTERRUPTS."
In addition, the debug function cannot be evaluated by a debugger. Therefore, do not use a debugger when using the debug function.

### 17.2 Block description

Figure 17.2 .1 shows the block diagram of the debug function, and the registers relevant to this function are described in the following.


Fig. 17.2.1 Block diagram of debug function
17.2.1 Debug control register 0

Figure 17.2.2 shows the structure of the debug control register 0 .


Fig. 17.2.2 Structure of debug control register 0
(1) Detect condition select bits (bits 0 to 2)

These bits are used to select an occurrence condition for an address matching detection interrupt request. This condition can be selected from the following:

## ■ Address matching detection 0

An address matching detection interrupt request occurs when the contents of PG and PC match with the address being set in the address compare register 0 (addresses $68{ }_{16}$ to $6 \mathrm{~A}_{16}$ ); (Refer to section "17.3 Address matching detection mode.")

## ■ Address matching detection 1

An address matching detection interrupt request occurs when the contents of PG and PC match with the address being set in the address compare register 1 (addresses 6B $\mathrm{B}_{16}$ to 6D16); (Refer to section "17.3 Address matching detection mode.")

## - Address matching detection 2

An address matching detection interrupt request occurs when the contents of PG and PC match with the address being set in the address compare register 0 (addresses $68{ }_{16}$ to $6 A_{16}$ ) or address compare register 1 (addresses $6 B_{16}$ to $6 D_{16}$ ); (Refer to section "17.3 Address matching detection mode.")

## ■ Out-of-address-area detection

An address matching detection interrupt request occurs when the contents of PG and PC are less than the address being set in the address compare register 0 (addresses $68_{16}$ to $6 \mathrm{~A}_{16}$ ) or larger than the address compare register 1 (addresses $6 B_{16}$ to $6 D_{16}$ ); (Refer to section "17.4 Out-of-address-area detection mode.")

## DEBUG FUNCTION

### 17.2 Block description

(2) Detect enable bit (bit 5)

If any selected condition is satisfied when this bit $=$ " 1 ," an address matching detection interrupt request occurs.

### 17.2.2 Debug control register 1

Figure 17.2 .3 shows the structure of the debug control register 1.


Fig. 17.2.3 Structure of debug control register 1
(1) Address compare register access enable bit (bit 2)

Setting this bit to " 1 " enables reading from or writing to the contents of address compare registers 0 and 1 (addresses $68{ }_{16}$ to $6 D_{16}$ ), while clearing this bit to " 0 " disables this reading or writing. Be sure to set this bit to " 1 " immediately before reading from or writing to the address compare registers 0 and 1, and then clear it to " 0 " immediately after this reading or writing.
(2) Address-matching-detection 2 decision bit (bit 6)

When the address matching detection 2 is selected, this bit is used to decide which of the addresses being set in the address compare registers 0 and 1 matches with the contents of PG and PC.
This bit is cleared to " 0 " when the contents of PG and PC matches with the address being set in address compare register 0 and set to " 1 " when the contents of PG and PC match with the one being set in the address compare register 1.
This bit is invalid when the address matching detection 0 and 1 are selected.

### 17.2.3 Address compare registers 0 and 1

Each of the address compare registers 0 and 1 consists of 24 bits, and the address to be detected is set here.
Figure 17.2 .4 shows the structures of the address compare registers 0 and 1 .

Address compare register 0 (Addresses $6 \mathrm{~A}_{16}$ to $68{ }_{16}$ )
Address compare register 1 (Addresses 6D ${ }_{16}$ to 6B16)


| Bit | Function | At reset | R/W |
| :---: | :---: | :---: | :---: |
| 23 to 0 | The address to be detected (in other words, the start address of instructions) is set here. | Undefined | RW |

Note: When accessing to these registers, be sure to set the address compare register access enable bit (bit 2 at address 6716) to "1" immediately before the access. Then, be sure to clear this bit to " 0 " immediately after this access.

Fig. 17.2.4 Structures of address compare registers 0 and 1
At op-code fetch, the contents of PG and PC are compared with the addresses being set in the address compare register 0 or 1 . Therefore, be sure to set the start address of an instruction into the address compare register 0 or 1 . If such an address as in the middle of instructions or in the data table is set into the address compare register 0 or 1 , no address matching detection interrupt request occurs because this address does not match with the contents of PG and PC.

Note that, before the instruction at the address being set in the address compare register 0 or 1 is executed, an address matching detection interrupt request occurs and is accepted.

## DEBUG FUNCTION

### 17.3 Address matching detection mode

### 17.3 Address matching detection mode

When the contents of PG and PC match with the specified address, an address matching detection interrupt request occurs.

### 17.3.1 Setting procedure for address matching detection mode

Figure 17.3 .1 shows an initial setting example for registers relevant to the address matching detection mode.


Fig. 17.3.1 Initial setting example for registers relevant to address matching detection mode

### 17.3.2 Operations in address matching detection mode

(1) Setting the detect enable bit to "1" initiate to compare the contents of PG and PC with one of the contents of the following registers. This comparison is performed at each op-code fetch:

- When the address matching detection 0 is selected, the contents of the address compare register 0 are used for the above comparison.
- When the address matching detection 1 is selected, the contents of the address compare register 1 are used for the above comparison.
- When the address matching detection 2 is selected, the contents of the address compare register 0 or 1 are used for the above comparison.
(2) When the address which matches with the above register's contents is detected, an address matching detection interrupt request occurs, and then, this request will be accepted.
(3) Perform the necessary processing with an address matching detection interrupt routine.
(4) The contents of PG, PC, and PS at acceptance of the address matching detection interrupt request are saved onto the stack area. Therefore, be sure to rewrite the above contents of PG and PC to a certain return address, and return to the address by using the RTI instruction.

When an address matching detection interrupt request has been accepted, the interrupt disable flag (I) is set to " 1 "; the processor interrupt priority level (IPL) does not change.
Figures 17.3.2 and 17.3.3 show the examples of the ROM correct processing using the address matching detection mode.

## DEBUG FUNCTION

### 17.3 Address matching detection mode

Address matching detection 0 or 1 selected


TOP_BUG : The start address of defective or former program.
$\rightarrow$ This address is to be set in the address compare register 0 or 1 , in advance.
TOP_RTN : The address next to the defective or former program.
Notes 1: When an address matching detection interrupt request has been accepted, the interrupt disable flag (I) is set to "1." If another interrupt requests is required to be accepted under the same conditions as those of the defective or former program, be sure to clear the interrupt disable flag (I) to "0" at the start of an address matching detection interrupt routine.
2: Each status of PG, PC, and PS immediately before acceptance of an address matching detection interrupt request is saved onto the stack area. (The contents of PG, PC, and PS are saved onto the stack area in this order.) Refer to section " 6.7 Sequence from acceptance of interrupt request until execution of interrupt routine."
3: Make sure that this instruction is executed in the absolute long addressing mode. The above is just an example. In an actual programming, be sure to refer to the format of the assembler description to be used.

Fig. 17.3.2 Example of ROM correct processing using address matching detection mode (1)

Address matching detection 2 selected


TOP_BUG1 : The start address of defective or former program (1).
$\rightarrow$ This address is to be set in the address compare register 0 , in advance.
TOP_RTN1 : The address next to the defective or former program (1).
TOP_BUG2 : The start address of defective or former program (2).
$\rightarrow$ This address is to be set in the address compare register 1, in advance.
TOP_RTN2 : The address next to the defective or former program (2.
Notes 1: When an address matching detection interrupt request has been accepted, the interrupt disable flag ( I ) is set to "1." If another interrupt requests is required to be accepted under the same conditions as those of the defective or former program, be sure to clear the interrupt disable flag (I) to " 0 " at the start of an address matching detection interrupt routine.
2: Each status of PG, PC, and PS immediately before acceptance of an address matching detection interrupt request is saved onto the stack area. (The contents of PG, PC, and PS are saved onto the stack area in this order.) Refer to section "6.7 Sequence from acceptance of interrupt request until execution of interrupt routine."
3: Make sure that this instruction is executed in the absolute long addressing mode. The above is just an example. In an actual programming, be sure to refer to the format of the assembler description to be used.

Fig. 17.3.3 Example of ROM correct processing using address matching detection mode (2)

### 17.4 Out-of-address-area detection mode

When the contents of PG and PC go out of the range of the specified area, an address matching detection interrupt request occurs.

### 17.4.1 Setting procedure for out-of-address-area detection mode

Figure 17.4.1 shows an initial setting example for registers relevant to the out-of-address-area detection mode.


Fig. 17.4.1 Initial setting example for registers relevant to out-of-address-area detection mode

## DEBUG FUNCTION

### 17.4.2 Operations in out-of-address-area detection mode

(1) Setting the detect enable bit to "1" initiate to compare the contents of PG and PC with the contents of the address compare registers 0 and 1.
(2) When an address less than the contents of the address compare registers 0 or larger than the one of the address compare register 1 is detected, an address matching detection interrupt request occurs, and then, this request will be accepted.
(3) Perform the necessary processing with an address matching detection interrupt routine.
(4) The contents of PG, PC, and PS at acceptance of the address matching detection interrupt request are saved onto the stack area. Therefore, be sure to rewrite the above contents of PG and PC to a certain return address, and return there by using the RTI instruction.

When an address matching detection interrupt request has been accepted, the interrupt disable flag (I) is set to " 1 "; the processor interrupt priority level (IPL) does not change.

By setting the start address of the programming area into the address compare register 0 and the last address of the programming area into the address compare register 1, a program runaway (in other words, fetching op codes from the area out of the programming area) can be detected. If any program runaway is detected and reset of the microcomputer is required, be sure to write " 1 " into the software reset bit (bit 6 at address $5 \mathrm{E}_{16}$ ) within an address matching detection interrupt routine.
Figure 17.4 .2 shows an example of program runaway detection using the out-of-address-area detection mode.


Note: A program runaway may affect the contents of the data bank register (DT), the direct page registers (DPRi) etc. Therefore, the contents of these registers must be rewritten in order to write " 1 " to the software reset bit with an addressing mode using DT, DPRi, etc.

Fig. 17.4.2 Example of program runaway detection using out-of-address-area detection mode

## DEBUG FUNCTION

[Precautions for debug function]

## [Precautions for debug function]

1. The debug function cannot be evaluated by a debugger. Therefore, do not use a debugger when using the debug function.
2. When returning from an address matching detection interrupt routine, be sure to rewrite the saved contents of PG and PC to a certain return address, and then return there by using the RTI instruction. However, this is unnecessary processing when the software reset is performed within an address matching detection interrupt routine for program runaway detection, etc.
3. Be sure to set the start address of an instruction into the address compare register 0 or 1 .

## CMAPTER 18 <br> APPLICATIONS

### 18.1 Application example of $A-D$ converter

## APPLICATIONS

### 18.1 Application example of A-D converter

A certain application example is described below.
This application described here is just an example. Therefore, before actual using it, be sure to properly modify it according to the user's system and sufficiently evaluate it.

### 18.1 Application example of A-D converter

18.1.1 Application example of $A-D$ converter, using single sweep mode with pins $A N_{0}$ to $A N_{11}$ Figures 18.1.1 to 18.1.3 show an application example of the A-D converter, using the single sweep mode with pins AN o to $\mathrm{AN}_{11}$. For details, refer to the following specifications:
(1) For pins $A N_{0}$ to $A N_{7}$, the single sweep mode is used.
(2) For pins $\mathrm{AN}_{8}$ to $\mathrm{AN}_{11}$, the one-shot mode is used.
(3) 10-bit resolution mode
(4) No A-D conversion interrupt


Fig. 18.1.1 Application example of A-D converter, using single sweep mode with pins $A N_{0}$ to $A N_{11}$ (1)

## APPLICATIONS

### 18.1 Application example of A-D converter



Fig. 18.1.2 Application example of A-D converter, using single sweep mode with pins $A N_{0}$ to $A N_{11}(2)$


Fig. 18.1.3 Application example of A-D converter, using single sweep mode with pins ANo to AN ${ }_{11}$ (3)

## APPLICATIONS

18.1 Application example of A-D converter

MEMORANDUM

## FLASH MEMORY VERSION

19.1 Overview
19.2 Flash memory CPU reprogramming mode [Precautions for flash memory CPU reprogramming mode]
19.3 Flash memory serial I/O mode [Precautions for flash memory serial I/O mode]
19.4 Flash memory parallel I/O mode [Precautions for flash memory parallel I/O mode]

## FLASH MEMORY VERSION

### 19.1 Overview

### 19.1 Overview

The flash memory version is provided with the same function as that of the mask ROM version except that the former includes the flash memory. Note that, however, part of the SFR area of the flash memory version differs from that of the mask ROM version. (Refer to section "19.1.1 Memory assignment.") Also, the stop mode terminate operation of the flash memory version differs from that of the mask ROM version. (Refer to section "19.1.2 Single-chip mode.")
In the flash memory version, its internal flash memory can be handled in the following three reprogramming modes: flash memory CPU reprogramming mode, flash memory serial I/O mode, and flash memory parallel I/O mode.
Table 19.1.1 lists the performance overview of the flash memory version. (For the items not listed in Table 19.1.1, see Table 1.1.1.)

Table 19.1.1 Performance overview of flash memory version

| Item | Performance |
| :--- | :--- |
| Power source voltage | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ |
| Programming/Erase voltage | $5 \mathrm{~V} \pm 0.5 \mathrm{~V}$ |
| Flash memory reprogramming modes | Flash memory CPU reprogramming mode, <br>  |
| Flash memory serial I/O mode, <br> Flash memory parallel I/O mode |  |
| Programming | CPU reprogramming mode, <br> Flash memory serial I/O mode |
|  | Programmed in a unit of word |
| Flash memory Parallel I/O mode | Programmed in a unit of byte |
| Erase method <br> Maximum number of reprograms (programming <br> and erasure) | Block erase or Total erase |

For the flash memory version, in addition to the same single-chip mode as that of the mask ROM version, any of the operating modes listed in Table 19.1.2 can further be selected by the voltage levels applied to pins MD1 and MDO. Table 19.1.3 also lists the overview of flash memory reprogramming modes.

Note: Do not switch the voltages applied to pins MD0 and MD1 while the microcomputer is active.

Table 19.1.2 Operating mode selection according to voltages applied to pins MDO and MD1

| MD1 | MD0 | Operating modes |
| :--- | :--- | :--- |
| $\mathrm{V}_{\mathrm{ss}}$ | $\mathrm{V}_{\mathrm{ss}}$ | Single-chip mode |
| $\mathrm{V}_{\mathrm{ss}}$ | $\mathrm{V}_{\mathrm{cc}}$ | - (Note 1) |
| $\mathrm{V}_{\mathrm{cc}}$ | $\mathrm{V}_{\mathrm{ss}}$ | Boot mode (Note 2) |
| $\mathrm{V}_{\mathrm{cc}}$ | $\mathrm{V}_{\mathrm{cc}}$ | Flash memory parallel I/O mode <br> (Note 3) |

Notes 1: Do not select.
2: Refer to section "19.1.3 Boot mode."
3: Refer to section "19.4 Flash memory parallel I/O mode."

Table 19.1.3 Overview of flash memory reprogramming modes

| Flash memory <br> reprogramming mode | Flash memory CPU <br> reprogramming mode | Flash memory serial I/O mode | Flash memory parallel I/O mode |
| :--- | :--- | :--- | :--- |
| Functional overview | User ROM area is reprogrammed <br> by the CPU executing software <br> commands. | User ROM area is reprogram- <br> med by using a dedicated serial <br> programmer. | Boot ROM area and User ROM <br> area are reprogrammed by using <br> a dedicated parallel programmer. |
| Reprogrammable <br> area | User ROM area | User ROM area | User ROM area, <br> Boot ROM area |
| Operating mode <br> available | Single-chip mode, <br> Boot mode | Boot mode | Flash memory parallel I/O mode |
| ROM programmer |  |  |  |
| available |  |  |  |

Note: For details of the serial and parallel programmers, please visit MITSUBISHI TOOL Homepage (http:/ /www.tool-spt.maec.co.jp/index_e.htm).

## FLASH MEMORY VERSION

### 19.1 Overview

19.1.1 Memory assignment

Figure 19.1.1 shows the memory assignment of the M37905F8.


Fig. 19.1.1 Memory assignment of M37905F8

## FLASH MEMORY VERSION

In addition to the internal flash memory area (in other words, user ROM area) shown in Figure 19.1.1, the flash memory version has the boot ROM area of 8 Kbytes.
Figure 19.1.2 shows the memory assignment of the internal flash memory.
The user ROM area is divided into several blocks. The user ROM area is reprogrammed in the flash memory CPU reprogramming mode, serial I/O mode, and parallel I/O mode.
The boot ROM area is assigned at addresses, overlapping with the user ROM area, however, the boot ROM area exists in the defferent memory; the boot ROM area can be reprogrammed only in the flash memory parallel I/O mode. (Refer to section "19.4 Flash memory parallel I/O mode."). When being reset with pin MD1 tied to Vcc level and pin MD0 to Vss level, the software in the boot ROM area is executed after reset. (Refer to section "19.1.3 Boot mode.") When pin MD1 = Vss level, however, the contents of the boot ROM area cannot be read out.


Note: Addresses FF9016 to FF9F16 are reserved for serial and parallel programmers.
Be sure not to use this area.

Fig. 19.1.2 Memory assignment of internal flash memory

## FLASH MEMORY VERSION

### 19.1 Overview

### 19.1.2 Single-chip mode

When being reset with both of pins MD1 and MD0 tied to Vss level, the microcomputer enters the singlechip mode. In the single-chip mode, the software in the user ROM area is executed after reset.
The difference between the flash memory version and the mask ROM version is as follows:

- Stop mode terminate operation
(1) Stop mode terminate operation

Figure 19.1 .3 shows stop mode terminate sequence owing to an interrupt request occurrence in the flash memory version. (Refer from section "Stop mode".)
In the flash memory version, when the watchdog timer is not used for termination of the stop mode, an interrupt request is accepted after a maximum of $10 \mu$ s has elapsed since the interrupt request occurred.


Note: This applies when the PLL circuit operation enable bit (bit 1 at address BC16) = "1."
$\mathrm{fX}_{\mathrm{i}}: \mathrm{fX}_{16}, \mathrm{f} \mathrm{X}_{32}, \mathrm{f} \mathrm{X}_{64}, \mathrm{fX} 128$
There are clocks selected by the watchdog timer clock source bits at STP termination (bits 6, 7 at address 6116)
■ When not using the watchdog timer


Fig. 19.1.3 Stop mode terminate sequence owing to interrupt request occurrence

## FLASH MEMORY VERSION

### 19.1 Overview

19.1.3 Boot mode

When being reset with pin MD1 tied to Vcc level and pin MD0 to Vss level, the flash memory version enters the boot mode. In the boot mode, the software in the boot ROM area is executed after reset.
In the boot mode, either the boot ROM area or the user ROM area can be selected with the user ROM area select bit (bit 5 at address $9 \mathrm{E}_{16}$ ). The boot ROM area is located at addresses E000 ${ }_{16}$ to FFFF 16 in the boot mode.
A reprogramming control firmware used in the flash memory serial I/O mode has been stored in the boot ROM area on shipment. (Refer to section "19.3 Flash memory serial I/O mode.") Therefore, when being reset in the boot mode, the flash memory version enters the flash memory serial I/O mode, allowing the user ROM area to be reprogrammed with a dedicated serial programmer.
Also the boot ROM area can be reprogrammed in the flash memory parallel I/O mode. If an appropriate reprogramming control software using the CPU reprogramming mode has been stored in the boot ROM area, reprogramming suitable for the user's system is enabled.
Note that if the boot ROM area has been reprogrammed in the flash memory parallel I/O mode, the flash memory serial I/O mode cannot be used.

## FLASH MEMORY VERSION

### 19.2 Flash memory CPU reprogramming mode

In this mode, the user ROM area can be reprogrammed by the central processing unit (CPU) executing software commands. Therefore, this mode allows the user to reprogram the contents of the user ROM area with the microcomputer mounted on the final printed circuit board, without using any ROM programmer. Be sure to store the reprogramming control software into the user ROM area or the boot ROM area in advance. In the flash memory CPU reprogramming mode, however, an opcode cannot be fetched for the internal flash memory. Accordingly, be sure to transfer the reprogramming control software to an area other than the internal flash memory area (e.g. the internal RAM area), and then execute the software in this area. The flash memory CPU reprogramming mode is available in any of the single-chip and boot modes.

The software commands listed in Table 19.2.1 can be used in the flash memory CPU reprogramming mode. For details of each command, refer to section "19.2.4 Software commands."
Note that commands and data must be read from and written into even-numbered addresses within the user ROM area, 16 bits at a time. At writing of software command codes, the high-order 8 bits ( $D_{8}$ to $D_{15}$ ) are ignored. (Except for the write data at the 2nd bus cycle of the programming command code.)

Table 19.2.1 Software commands

| Software commands |  | 1st bus cycle |  |  | 2nd bus cycle |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Address | Data <br> $\left(\mathrm{D}_{0}\right.$ to $\left.\mathrm{D}_{7}\right)$ | Mode | Address | Data |  |
| Read Array | Write | $\times$ | $\mathrm{FF}_{16}$ | - | - | - |  |
| Read Status Register | Write | $\times$ | $70_{16}$ | Read | $\times$ | SRD |  |
| Clear Status Register | Write | $\times$ | $50_{16}$ | - | - | - |  |
| Programming | Write | $\times$ | $40_{16}$ | Write | WA | WD |  |
| Block Erase | Write | $\times$ | $20_{16}$ | Write | BA | $\mathrm{DO}_{16}$ |  |
| Erase All Blocks | Write | $\times$ | $20_{16}$ | Write | $\times$ | $20_{16}$ |  |

SRD : Status register data ( $\mathrm{D}_{0}$ to $\mathrm{D}_{7}$ )
WA : Write address ( $\mathrm{A}_{7}$ to $\mathrm{A}_{0}$ to be incremented by 2 from " $00_{16}$ " to " $\mathrm{FE} \mathrm{E}_{16}$ ")
WD : Write data (16 bits)
BA : The highest address of a block (Note that $\mathrm{A}_{0}=0$.)
$\times \quad$ : Arbitrary even-numbered address in user ROM area ( $\mathrm{A}_{0}=0$ )

## FLASH MEMORY VERSION

### 19.2 Flash memory CPU reprogramming mode

19.2.1 Flash memory control register

Figure 19.2.1 shows the structure of the flash memory control register.

| Flash memory control register (Address $9 \mathrm{E}_{16}$ ) |  |  | $$ | b2 b1 b0 |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit name | Function | At reset | R/W |
| 0 | RY/ $\overline{\mathrm{BY}}$ status bit | 0 : BUSY (Automatic programming or erase operation is active.) <br> 1 : READY (Automatic programming or erase operation has been completed.) | 1 | RO |
| 1 | CPU reprogramming mode select bit | 0 : Flash memory CPU reprogramming mode is invalid. <br> 1 : Flash memory CPU reprogramming mode is valid. | 0 | RW (Notes 1, 2) |
| 2 | The value is " 0 " at reading. |  | 0 | - |
| 3 | Flash memory reset bit (Note 3) | Writing " 1 " into this bit discontinues the access to the internal flash memory. This causes the built-in flash memory circuit being reset. | 0 | $\begin{gathered} \text { RW } \\ \text { (Note 4) } \end{gathered}$ |
| 4 | The value is " 0 " at reading. |  | 0 | - |
| 5 | User ROM area select bit (Valid in boot mode) <br> (Note 5) | 0 : Access to boot ROM area <br> 1 : Access to user ROM area | 0 | $\begin{gathered} \text { RW } \\ \text { (Note 2) } \end{gathered}$ |
| 7, 6 | The value is " 0 " at reading. |  | 0 | - |
| Notes 1: In order to set this bit to " 1 ," write " 0 " followed with " 1 " successively; while in order to clear this bit " 0 ," write " 0 ." <br> 2: Writing to this bit must be performed in an area other than the internal flash memory. <br> 3: This bit is valid when the CPU reprogramming mode select bit (bit 1 ) = " 1 ": on the other hand, when the CPU reprogramming mode select bit $=$ " 0 ," be sure to fix this bit to " 0 ." Rewriting of this bit must be performed with the CPU reprogramming mode select bit = "1." <br> 4: After writing of " 1 " to this bit, be sure to confirm the RY/ $\overline{B Y}$ status bit (bit 0 ) becomes " 1 "; and then, write " 0 " to this bit. <br> 5: When MD1 = Vss level, this bit is invalid. (It may be either " 0 " or " 1. .) |  |  |  |  |

Fig. 19.2.1 Structure of flash memory control register
(1) $\mathrm{RY} / \overline{\mathrm{BY}}$ status bit (bit 0)

This bit is used to indicate the operating status of the sequencer. This bit is " 0 " during the automatic programming or erase operation is active and becomes " 1 " upon completion of them. This bit also changes during the execution of the programming, block erase, or erase all blocks command, but does not change owing to the execution of another command.
(2) CPU reprogramming mode select bit (bit 1)

Setting this bit to " 1 " allows the microcomputer to enter the flash memory CPU reprogramming mode to accept commands. In order to set this bit to "1," write "1" followed with "0" successively; while to clear this bit to " 0 ," write " 0 ."
Since the microcomputer enters the flash memory CPU reprogramming mode after setting this bit to " 1, " opcodes cannot be fetched for the internal flash memory. Accordingly, be sure to execute the instruction to be used for writing to this bit in an area other than the internal flash memory area (e.g. the internal RAM area).
When executing commands of the flash memory CPU reprogramming mode in the boot mode, be sure to set the user ROM area select bit (bit 5) to "1."

## FLASH MEMORY VERSION

### 19.2 Flash memory CPU reprogramming mode

(3) Flash memory reset bit (bit 3)

Writing "1" to this bit discontinues the access to the user ROM area and causes the built-in flash memory control circuit to be reset. After this reset, the microcomputer enters the read array mode to set the RY/BY status bit (bit 0) to " 1 ".
When this flash memory control circuit is reset with the flash memory reset bit during programming (automatic programming) or erase (automatic erase) operation, that programming or erase operation is discontinued to invalidate the data in the working block.
After writing of " 1 " to this bit, be sure to confirm the RY/ $\overline{B Y}$ status bit (bit 0 ) becomes " 1 "; and then, write " 0 " to this bit.
(4) User ROM area select bit (bit 5)

This bit is used to select either the boot ROM area or the user ROM area in the boot mode. In order to access the boot ROM area (read out), clear this bit to " 0 ." On the other hand, in order to access the user ROM area (reading out, programming, or erase), set it to "1." Instructions for writing into this bit must be executed in an area other than the internal flash memory (e.g. the internal RAM area). Note that when MD1 = Vss level, the user ROM area is accessed (being read out) regardless of the contents of this bit.

## FLASH MEMORY VERSION

### 19.2 Flash memory CPU reprogramming mode

### 19.2.2 Status register

The programming and erase operations for the internal flash memory are controlled by the sequencer in the internal flash memory. The status register indicates the completion states (normal or abnormal) of the programming and erase operations. For details of abnormal endings (errors), refer to section "19.2.5 Full status check."
Table 19.2.2 lists the bit definition of the status register.
The contents of the status register can be read out by the read status register command. (Refer to section "19.2.4 Software commands.")

Table 19.2.2 Bit definition of status register

| Symbol (Data bus) | Status | Definition |  |
| :---: | :---: | :---: | :---: |
|  |  | "0" | "1" |
| SR. 0 ( $\mathrm{D}_{0}$ ) | - | - | - |
| SR. 1 ( $\mathrm{D}_{1}$ ) | - | - | - |
| SR. $2\left(\mathrm{D}_{2}\right)$ | - | - | - |
| SR. $3\left(\mathrm{D}_{3}\right)$ | - | - | - |
| SR. 4 (D4) | Programming Status | Terminated normally. | Error<Programming error> |
| SR. 5 (D5) | Erase Status | Terminated normally. | Error<Erase error> |
| SR. 6 ( $\mathrm{D}_{6}$ ) | - | - | - |
| SR. 7 ( $\mathrm{D}_{7}$ ) | - | - | - |

Data bus: Indicates the data bus to be read out when the read status register command has been executed.
(1) Programming status bit (SR.4)

This bit is set to "1" if a programming error has occurred during the automatic programming (the programming) operation and cleared to "0" by executing the clear status register command. This bit is also cleared to " 0 " at reset.
(2) Erase status bit (SR.5)

This bit is set to " 1 " if an erase error has occurred during the automatic erase (the block erase or erase all unlocked blocks) operation and cleared to " 0 " by executing the clear status register command. This bit is also cleared to " 0 " at reset.

## FLASH MEMORY VERSION

### 19.2 Flash memory CPU reprogramming mode

### 19.2.3 Setting and Terminate procedure for flash memory CPU reprogramming mode

Figure 19.2.2 shows the setting and terminate procedures for the flash memory CPU reprogramming mode. In the flash memory CPU reprogramming mode, opcodes cannot be fetched for the internal flash memory. Therefore, be sure to transfer the reprogramming control software to an area other than the internal flash memory and then execute the software in that area.
Moreover, in order to prevent any interrupt occurrence during the flash memory CPU reprogramming mode, before selecting this mode, be sure to set the interrupt disable flag (I) to "1" or set the interrupt priority level to "0002" (interrupts disabled).
Also, we recommend to connect pins $\overline{\mathrm{P} 40 U T c u t}$ and $\overline{\mathrm{P} 60 U T c u T}$ with V cc via resistors, respectively.

Even in the flash memory CPU reprogramming mode, periodically writing to the watchdog timer is required in order to prevent the watchdog timer interrupt occurrence.
At the same time, it is necessary to write to the watchdog timer just before executing the programming, block erase, or erase all blocks command in order to prevent the watchdog timer interrupt occurrence during the automatic programming and erase operation.

An interrupt, hardware reset, or software reset, generated in the flash memory CPU reprogramming mode, makes program runaway. If a program runaway has occurred, be sure to push the microcomputer into the power-on reset state.

When an interrupt or reset is generated during the programming or erase operation, the contents of the corresponding block becomes invalidated.


Fig. 19.2.2 Setting and Terminate procedures for flash memory CPU reprogramming mode

## FLASH MEMORY VERSION

### 19.2 Flash memory CPU reprogramming mode

### 19.2.4 Software commands

Software commands are described below.
Software commands and data must be read from and written into even-numbered addresses in the user ROM area, 16 bits at a time. At writing of a command code, the high-order 8 bits ( $\mathrm{D}_{8}$ to $\mathrm{D}_{15}$ ) are ignored.

## (1) Read array command

Writing command code "FF ${ }_{16}$ " at the 1st bus cycle pushes the microcomputer into the read array mode. When an address to be read is input at the next and the following bus cycles, the contents at the specified address are output to the data bus ( $\mathrm{D}_{0}$ to $\mathrm{D}_{15}$ ), 16 bits at a time.
The read array mode is maintained until another software command is written.
(2) Read status register command

Writing command code " $70_{16}$ " at the 1 st bus cycle outputs the contents of the status register to the data bus ( $D_{0}$ to $D_{7}$ ) by a read at the $2 n d$ bus cycle. (See Table 19.2.2.)
(3) Clear status register command

Writing command code " 5016 " at the 1 st bus cycle clears two bits (SR. 4 and SR.5) of the status register to "0." (See Table 19.2.2.)
(4) Programming

This command executes programming, one word at a time. Write command code " $40_{16 \text { " }}$ at the 1 st bus cycle and then write data at the 2 nd bus cycle, 16 bits at a time. After writing of one word has been completed, the automatic programming (programming and verification of data) operation is initiated. During the automatic programming operation, be sure not to access the flash memory or not to execute the next command. The completion of the automatic programming can be recognized by the RY/BY status bit (bit 0 at address $9 \mathrm{E}_{16}$ ).
After the automatic programming operation has been completed, the result of it can be recognized by reading out the status register. (Refer to section "19.2.5 Full status check.") Figure 19.2.3 shows the programming operation flowchart.
Note that, for the areas having already been programmed, be sure to program after an erase (block erase) operation. If the programming command is executed for the areas having already been programmed, no programming error will occur, but the contents of the areas become undefined.


Fig. 19.2.3 Programming operation flowchart

## FLASH MEMORY VERSION

(5) Block erase command

Writing of command code "2016" at the 1st bus cycle and "D0 ${ }_{16}$ " to the highest address (here, $A_{0}=0$ ) of the block to be erased at the 2nd bus cycle initiate the automatic erase (erase and erase-verify) operation for the specified block. During the automatic erase operation, be sure not to access the flash memory or not to execute the next command. The completion of the automatic erase operation can be recognized by the $\mathrm{RY} / \overline{\mathrm{BY}}$ status bit (bit 0 at address $9 \mathrm{E}_{16}$ ).
After the automatic erase operation is completed, the result of it can be recognized by reading out the status register. (Refer to section "19.2.5 Full status check.")
Figure 19.2.4 shows the block erase operation flowchart.

## (6) Erase-all-blocks command

Writing of command code "2016" at the 1st bus cycle and " $20_{16 \text { " }}$ at the 2 nd bus cycle initiate the automatic erase (erase and erase-verify) operation for all the blocks. During the automatic erase operation, be sure not to access the flash memory or not to execute the next command. The completion of the automatic erase operation can be recognized by the RY/BY status bit (bit 0 at address $9 \mathrm{E}_{16}$ ).
After the automatic erase operation is completed, the result of it can be recognized by reading out the status register. (Refer to section "19.2.5 Full status check.")
Figure 19.2 .5 shows the erase-all-blocks operation flowchart.


Fig. 19.2.4 Block erase operation flowchart


Fig. 19.2.5 Erase-all-blocks operation flowchart

## FLASH MEMORY VERSION

### 19.2 Flash memory CPU reprogramming mode

### 19.2.5. Full status check

If an error has occurred, bits SR. 4 and SR. 5 of the status register are set to " 1 " upon completion of the programming or erase operation. Therefore, the result of the programming or erase operation can be recognized by checking these status (in other words, full status check).
Table 19.2.3 lists the errors and the states of bits SR. 4 and SR.5, and Figure 19.2 .6 shows the full status check flowchart and the action to be taken if any error has occurred.

Table 19.2.3 Errors and States of bits SR. 3 to SR. 5

| Status register |  | Error | Error occurrence conditions |
| :---: | :---: | :---: | :---: |
| SR. 5 | SR. 4 |  |  |
| 1 | 1 | Command sequence error | - Commands are not correctly written. <br> - Data other than "D016" and "FF 16 " is written at the 2nd bus cycle of the block erase command (Note). <br> - Data other than" $20_{16}$ " and " $\mathrm{FF}_{16}$ " is written at the 2 nd bus cycle of the erase-all-blocks command (Note). |
| 1 | 0 | Erase error | - Although the block erase or erase-all-blocks command is executed, these blocks are not correctly erased. |
| 0 | 1 | Programming error | - Although the programming command is executed, programming is not correctly performed. |

Notes: When " $\mathrm{FF}_{16 \text { " }}$ is written at the 2nd bus cycle of any of these commands, the microcomputer enters the read array mode. Simultaneously with this, the command code written at the 1 st bus cycle is cancelled.


Note: Under the condition that any of SR. 4 and SR. $5=$ " 1 ," none of the programming, block erase, erase-all-blocks commands can be accepted. To execute any of these commands, in advance, execute the clear status register command.

Fig. 19.2.6 Full status check flowchart and actions to be taken if any error has ocurred

## FLASH MEMORY VERSION

19.2.6 Electrical characteristics
(1) M37905F8CFP

DC Electrical Characteristics ( $\mathrm{Vcc}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$, $\mathrm{Ta}=0$ to $60^{\circ} \mathrm{C}, \mathrm{f}\left(\mathrm{f}_{\text {sys }}\right)=20 \mathrm{MHz}$ )

| Symbol | Parameter |  | Limits |  |  |
| :--- | :--- | :--- | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| Icc1 | Vcc power source current (at read) |  | 10 | 30 |  |
| Icc2 | Vcc power source current (at write) |  |  | 30 | mA |
| Icc3 | Vcc power source current (at programming) |  |  | 40 | mA |
| Icc4 | Vcc power source current (at erasing) |  |  | 40 | mA |

AC Electrical Characteristics ( $\mathrm{V} \mathrm{cc}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}, \mathrm{Ta}=0$ to $60^{\circ} \mathrm{C}, \mathrm{f}\left(\mathrm{f}_{\mathrm{sys}}\right)=\mathbf{2 0} \mathrm{MHz}$ )

| Parameter | Limits |  |  | Unit |
| :--- | :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. |  |
| 256 bytes programming time |  | 4 | 40 | ms |
| Block erase time |  | 0.6 | 8 | s |
| Erase all blocks time |  | $0.6 \times \mathrm{n}$ | $8 \times \mathrm{n}$ | s |

$\mathrm{n}=$ Number of blocks to be erased
For the limits of parameters other than the above, refer to section "Appendix 9. M37905M4C-XXXFP electrical characteristics."

## FLASH MEMORY VERSION

[Precautions for flash memory CPU reprogramming mode]

## [Precautions for flash memory CPU reprogramming mode]

1. In the flash memory CPU reprogramming mode, an opcode cannot be fetched for the internal flash memory. Accordingly, be sure to transfer the reprogramming control software to an area other than the internal flash memory area, and then execute the software in this area. (See Figure 19.2.2.)
Also, take consideration for instruction description (such as specified addresses, addressing modes) in the reprogramming control software since this software is to be executed in an area other than the internal flash memory area.
2. In order to prevent any interrupt occurrence during the flash memory CPU reprogramming mode, before selecting this mode, be sure to set the interrupt disable flag (I) to "1" or set the interrupt priority level to "0002" (interrupts disabled). Also, we recommend to connect pins $\overline{\mathrm{P4OUT}} \mathrm{CuT}$ and $\overline{\mathrm{P} 6 O U T}$ cut with V cc via resistors, respectively. Even in the flash memory CPU reprogramming mode, periodically writing to the watchdog timer is required.
Also, an interrupt, hardware reset, or software reset, generated in the CPU reprogramming mode, makes program runaway. If a program runaway has occurred, be sure to push the microcomputer into the power-on reset state.
3. Commands and data must be read from and written into even-numbered addresses in the user ROM area, 16 bits at a time.
4. Be sure not to execute the STP instruction in the CPU reprogramming mode.
5. In order to reset the internal flash memory control circuit by using the flash memory reset bit (bit 3 at address $9 \mathrm{E}_{16}$ ), be sure to confirm the RY/BY status bit (bit 0 at address $9 \mathrm{E}_{16}$ ) becomes " 1 " after writing of " 1 " to this bit; and then, write " 0 " to the flash memory reset bit.
6. Addresses FF90 ${ }_{16}$ to FF9F $_{16}$ (the user ROM area) are reserved for serial and parallel programmers. Be sure not to use this area.

# FLASH MEMORY VERSION 

### 19.3 Flash memory serial I/O mode

### 19.3 Flash memory serial I/O mode

In the flash memory serial I/O mode, by using a dedicated serial programmer, the contents of the user ROM area can be reprogrammed with the microcomputer mounted on the final printed circuit board. About the serial programmer concerned, consult its manufacturer, and for more information on using it, refer to the user's manual of the serial programmer.
Note that if the boot ROM area has been reprogrammed in the flash memory parallel I/O mode, the flash memory serial I/O mode cannot be used. (Refer to section "19.4 Flash memory parallel I/O mode.") Addresses $\mathrm{FF}^{2} 0_{16}$ to $\mathrm{FF9F}_{16}$ (the user ROM area) are reserved for serial or parallel programmers. Therefore, be sure not to use to this area.

### 19.3.1. Pin description

Table 19.3.1 lists the pin description in the flash memory serial I/O mode, and each of Figures 19.3.1 and 19.3.2 shows the pin configuration in this mode.

## FLASH MEMORY VERSION

### 19.3 Flash memory serial I/O mode

Table 19.3.1 Pin description in flash memory serial I/O mode

| Pin | Name | Input/Output | Functions |
| :---: | :---: | :---: | :---: |
| Vcc | Power supply input |  | Supply Vcc level voltage to pin Vcc. |
| Vss |  |  | Supply Vss level voltage to pin Vss. |
| MD0 | MD0 | Input | Connect this pin to Vss. |
| MD1 | MD1 | Input | Connect this pin to Vss via a resistor (about $10 \mathrm{k} \Omega$ to $100 \mathrm{k} \Omega$ ). |
| RESET | Reset input | Input | The reset input pin (Note 1). |
| XIn | Clock input | Input | Connect a ceramic resonator or quartz-crystal oscillator between Xin and Xоut pins. When using an external clock, the clcok source must be input to Xin pin and Xout pin must be left open. |
| Xout | Clock output | Output |  |
| V ${ }_{\text {cont }}$ | Filter circuit connection | - | The Vcont pin. (Not used in this mode.) |
| AVcc | Analog supply input |  | Connect this pin to Vcc. |
| AVss |  |  | Connect this pin to Vss. |
| V ${ }_{\text {beF }}$ | Reference voltage input | Input | The $\mathrm{V}_{\text {ref }}$ pin. (Not used in this mode.) |
| $\mathrm{P} 1_{0}$ to $\mathrm{P} 1_{7}$ | Input port P1 | Input | Input port pins. (Not used in this mode.) |
| $\begin{aligned} & \mathrm{P} 2_{0} \text { to } \mathrm{P} 2_{3}, \\ & \mathrm{P} 2_{7} \end{aligned}$ | Input port P2 | Input |  |
| P24 | SCLK input | Input | The input pin for a serial clock. |
| P 25 | SDA I/O | I/O | The I/O pin for serial data. This pin must be connected with Vcc via a resistor (about $1 \mathrm{k} \Omega$ ). |
| P26 | BUSY output | Output | The BUSY signal output pin. |
| P4o to P47 | Input port P4 | Input | Input port pins. (Not used in this mode.) |
| P51 to P53, P55 to P57 | Input port P5 | Input |  |
| P60 to P67 | Input port P6 | Input |  |
| $\mathrm{P}_{70}$ to P 77 | Input port P7 | Input |  |
| P 80 to P 83 | Input port P8 | Input |  |
| P4OUTcut | $\overline{\text { P4OUTcut }}$ input | Input | The P4OUTcut pin. (Not used in this mode.) Recommended to be connected with Vcc via a resistor. |
| $\overline{\text { P6OUTcut }}$ | $\overline{\text { P6OUTcut }}$ input | Input | The P6OUTcut pin. (Not used in this mode.) Recommended to be connected with Vcc via a resistor. |

Notes 1: When there is a possibility that the user reset signal becomes "L" level in the flash memory serial I/O mode, be sure to cut off the current flow between the user reset signal and pin RESET by using a jumper switch, etc. (Refer to section "19.3.2 Examples of handling control pins in flash memory serial I/O mode.")
2: For pins not used in the flash memory serial I/O mode, properly connect to somewhere in the user system. For pins not used in the user system, handle them with reference to section " 5.3 Examples of handling unused pins." For pins used in the flash memory serial I/O mode, handle them with reference to section "19.3.2 Examples of handling control pins in flash memory serial I/O mode."


## Outline 64P4B

Fig. 19.3.1 Pin connection in flash memory serial I/O mode (Outline: 64P4B)

## FLASH MEMORY VERSION

### 19.3 Flash memory serial I/O mode



Fig. 19.3.2 Pin connection in flash memory serial I/O mode (Outline: 64P6N-A)

## FLASH MEMORY VERSION

### 19.3.2. Example of handling control pins in flash memory serial I/O mode

Each of pins $\mathrm{P}_{2}$ to $\mathrm{P} 2_{6}$, MD0, and MD1 serves as an input/output pin for a control signal in the flash memory serial I/O mode. Examples of handling these pins and pin RESET on the board are described below.
(1) With control signals not affecting user system circuit

When control signals in the flash memory serial I/O mode are not used in the user system circuit, or when these signals do not affect that circuit, the connections shown in Figure 19.3.3 are available. When pins P4OUTcut and P6OUTcut, however, are used in the user system circuit, see Figures 19.3.4 and 19.3.5.


Note: When there is a possibility that the user reset signal becomes " $L$ " level in the flash memory serial I/O mode, be sure to cut the current flow between the user reset pin and pin RESET by using a jumper switch, etc.
*: The flash memory version of the 7905 Group

Fig. 19.3.3 Example of handing control pins when control signals do not affect user system circuit

## FLASH MEMORY VERSION

### 19.3 Flash memory serial I/O mode

(2) With control signals affecting user system circuit

In the flash memory serial I/O mode, be sure to cut the current flow toward the user system circuit if control signals for this mode are also used in the user system circuit. Figure 19.3 .4 shows an example of handling pins with jumper switches used, and Figure 19.3 .5 shows an example of handling pins with analog switches used.


Note 1: Recommended to be connected with Vcc via a resistor.
2: When there is a possibility that the user reset signal becomes "L" level in the flash memory serial I/O mode, be sure to cut the current flow between the user reset pin and pin RESET by using a jumper switch, etc.
*: The flash memory version of the 7905 Group

Fig. 19.3.4 Example of handling pins with jumper switches used


Fig. 19.3.5 Example of handling pins with analog switches used

## FLASH MEMORY VERSION

## [Precautions for flash memory serial I/O mode]

## [Precautions for flash memory serial I/O mode]

1. If the boot ROM area has been reprogrammed in the flash memory parallel I/O mode, the flash memory serial I/O mode cannot be used.
 tors, respectively. (Refer to section "19.3.2 Examples of handling control pins in flash memory serial I/O mode.")
2. When there is a possibility that the user reset signal becomes " $L$ " level in the flash memory serial I/O mode, be sure to cut the current flow between the user reset pin and pin RESET by using a jumper switch, etc. (Refer to section "19.3.2 Examples of handling control pins in flash memory serial I/O mode.")
3. Addresses $\mathrm{FF9}^{16}$ to $\mathrm{FF9F}_{16}$ (the user ROM area) are reserved for serial and parallel programmers. Therefore, be sure not to use this area.

## FLASH MEMORY VERSION

### 19.4 Flash memory parallel I/O mode

### 19.4 Flash memory parallel I/O mode

In the flash memory parallel I/O mode, the contents of the user ROM area and boot ROM area can be reprogrammed by using a dedicated parallel programmer. (See Figure 19.1.2.) About the parallel programmer concerned, consult its manufacturer, and for more information on using it, refer to the user's manual of the parallel programmer.
In the flash memory parallel I/O mode, the boot ROM area is assigned to addresses $0_{16}$ to 1 FFFF 16 (word addresses).
Note that if the boot ROM area has been reprogrammed in the flash memory parallel I/O mode, the flash memory serial I/O mode cannot be used. (Refer to section "19.3 Flash memory serial I/O mode.")

Also, addresses $\mathrm{FF} 90_{16}$ to $\mathrm{FF9F}_{16}$ (the user ROM area) are reserved for serial and parallel programmers. Therefore, besure not to use this area.

## FLASH MEMORY VERSION

## [Precautions for flash memory parallel I/O mode]

## [Precautions for flash memory parallel I/O mode]

1. If the boot ROM area has been reprogrammed in the flash memory parallel I/O mode, the flash memory serial I/O mode cannot be used. (Refer to section "19.3 Flash memory serial I/O mode.")
2. Addresses $\mathrm{FF}^{2}{ }_{16}$ to $\mathrm{FF9F}_{16}$ (the user ROM area) are reserved for serial and parallel programmers. Be sure not to use this area.

## FLASH MEMORY VERSION

[Precautions for flash memory parallel I/O mode]
MEMORANDUM

## APPENDIX

## Appendix 1. Memory assigment in SFR area

## Appendix 1. Memory assigment in SFR area

## ■ SFR area (Addresses $0_{16}$ to $\mathrm{FF}_{16}$ )

## -SFR area (Addresses 016 to FF16)

## Access characteristics

RW : It is possible to read the bit state at reading. The written value becomes valid.
RO : It is possible to read the bit state at reading. The written value becomes invalid.
WO : The written value becomes valid. It is impossible to read the bit state.
$\square$ : Nothing is assigned. It is impossible to read the bit state. The written value becomes invalid.
State immediately after reset

0 : " 0 " immediately after reset.
1 : "1" immediately after reset.
? : Undefined immediately after reset.

| 0 | $:$ : Always " 0 " at reading. |
| :---: | :--- |
| 1 | $:$ : Always " 1 " at reading. |
| $?$ | : Always undefined at reading. |
|  | $:$ : "0" immediately after reset. Fix this bit to " 0. ." |



Notes 1: Do not read from and write to this register.
2: Do not write to this register.

## Access characteristics

RW : It is possible to read the bit state at reading. The written value becomes valid.
RO : It is possible to read the bit state at reading. The written value becomes invalid.
WO : The written value becomes valid. It is impossible to read the bit state.
$\square$ : Nothing is assigned. It is impossible to read the bit state. The written value becomes invalid.

## State immediately after reset

0 : "0" immediately after reset.
1 : "1" immediately after reset.
? : Undefined immediately after reset.

| 0 | $:$ : Always " 0 " at reading. |
| :--- | :--- |
| 1 | $:$ : Always " 1 " at reading. |
| $?$ | $:$ : Always undefined at reading. |
| 0 | $: ~ " 0 "$ " immediately after reset. Fix this bit to " 0. ." |



Note 3: The access characteristics at addresses 2016 to 2 F16 vary according to the contents of the comparator function select register 0 (address DC16). (Refer to "CHAPTER 12. A-D CONVERTER.")

## APPENDIX

## Appendix 1. Memory assigment in SFR area

## Access characteristics

RW : It is possible to read the bit state at reading. The written value becomes valid.
RO : It is possible to read the bit state at reading. The written value becomes invalid.
WO : The written value becomes valid. It is impossible to read the bit state.: Nothing is assigned. It is impossible to read the bit state. The written value becomes invalid.

## State immediately after reset

0 : "0" immediately after reset.
1 : "1" immediately after reset.
? : Undefined immediately after reset.

| 0 | $:$ : Always " 0 " at reading. |
| ---: | :--- |
| 1 | $:$ Always " 1 " at reading. |
| $?$ | $:$ Always undefined at reading. |
|  | $:$ |



Notes 4: The access characteristics at addresses 4616 to 4 F16 vary according to the timer A's operating mode. (Refer to "CHAPTER 7. TIMER A.")
5: The access characteristics at addresses 5016 to 5516 vary according to the timer B's operating mode. (Refer to "CHAPTER 8. TIMER B.")
6: The access characteristics for bit 5 at addresses 5B16 to 5D16 vary according to the timer B's operating mode. (Refer to "CHAPTER 8. TIMER B.")

## Access characteristics

RW : It is possible to read the bit state at reading. The written value becomes valid.
RO : It is possible to read the bit state at reading. The written value becomes invalid.
WO : The written value becomes valid. It is impossible to read the bit state.
: Nothing is assigned. It is impossible to read the bit state. The written value becomes invalid.

## State immediately after reset

0 : "0" immediately after reset.
1 : "1" immediately after reset.
? : Undefined immediately after reset.

| 0 | : Always "0" at reading. |
| :---: | :---: |
| 1 | : Always "1" at reading. |
| ? | : Always undefined at reading. |
| 0 | : "0" immediately after reset. Fix this bit to "0." |



Notes 7 : By writing dummy data to address 6016, a value of "FFF16" is set to the watchdog timer. The dummy data is not retained anywhere.
8 : A value of "FFF 16 " is set to the watchdog timer. (Refer to "CHAPTER 14. WATCHDOG TIMER.")
9 : After writing " 5516 " to address 6216 , each bit must be set.
10 : It is possible to read the bit state at reading. By writing " 0 " to this bit, this bit becomes " 0 ." But when writing " 1 " to this bit, this bit will not change.
11 : This bit becomes " 0 " at power-on reset. This bit retains the state immediately before reset in the case of hardware reset and software reset.
12 : Do not write to this register.
13 : When these registers are accessed, set the address comparison register access enable bit (bit 2 at address 6716) to "1." (Refer to "CHAPTER 17. DEBUG FUNCTION.")

## APPENDIX

## Appendix 1. Memory assigment in SFR area

Access characteristics
RW : It is possible to read the bit state at reading. The written value becomes valid.
RO : It is possible to read the bit state at reading. The written value becomes invalid.
WO : The written value becomes valid. It is impossible to read the bit state.
$\square$ : Nothing is assigned. It is impossible to read the bit state. The written value becomes invalid.
State immediately after reset

0 : "0" immediately after reset.
1 : "1" immediately after reset.
? : Undefined immediately after reset.

0 : Always "0" at reading.
1 : Always " 1 " at reading.
: Always undefined at reading.
0. : " 0 " immediately after reset. Fix this bit to " 0 ."

| Address | Register name | Access | characte | tics |  |  | te | m | dia |  | fter |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | b7 |  |  | b0 | b7 |  |  |  |  |  |  | b0 |
| 8016 |  |  | (Note 14) |  |  |  |  |  |  |  |  |  |  |
| 8116 |  |  | (Note 14) |  |  |  |  |  |  |  |  |  |  |
| 8216 |  |  | (Note 14) |  |  |  |  |  |  |  |  |  |  |
| 8316 |  |  | (Note 14) |  |  |  |  |  |  |  |  |  |  |
| 8416 |  |  | (Note 14) |  |  |  |  |  |  |  |  |  |  |
| 8516 |  |  | (Note 14) |  |  |  |  |  |  |  |  |  |  |
| 8616 |  |  | (Note 14) |  |  |  |  |  |  |  |  |  |  |
| 8716 |  |  | (Note 14) |  |  |  |  |  |  |  |  |  |  |
| 8816 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 8916 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 8A16 |  |  | (Note 14) |  |  |  |  |  |  |  |  |  |  |
| 8B16 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 8 C 16 |  |  | (Note 14) |  |  |  |  |  |  |  |  |  |  |
| 8D16 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 8E16 |  |  | (Note 14) |  |  |  |  |  |  |  |  |  |  |
| 8F16 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 9016 |  |  | (Note 14) |  |  |  |  |  |  |  |  |  |  |
| 9116 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 9216 |  |  | (Note 14) |  |  |  |  |  |  |  |  |  |  |
| 9316 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 9416 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 9516 | External interrupt input read-out register |  | RO |  |  |  |  |  |  |  |  |  |  |
| 9616 | D-A control register |  |  |  |  |  |  | ? |  |  |  | 0 | 0 |
| 9716 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 9816 | D-A register 0 |  | RW |  |  |  |  |  |  |  |  |  |  |
| 9916 | D-A register 1 |  | RW |  |  |  |  |  |  |  |  |  |  |
| 9A16 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 9B16 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 9 C 16 |  |  | (Note 14) |  |  |  |  |  |  |  |  |  |  |
| 9D16 |  |  | (Note 14) |  |  |  |  |  |  |  |  |  |  |
| 9E16 | Flash memory control register (Note 15) | RW | \| RW | RW | RO | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 9F16 |  |  |  |  |  |  |  |  |  |  |  |  |  |

Notes 14 : Do not write to this register.
15 : This register is assigned only to the flash memory version. (Refer to "CHAPTER 19. FLASH MEMORY VERSION.") Nothing is assigned here in the mask ROM version.

## Access characteristics

RW : It is possible to read the bit state at reading. The written value becomes valid.
RO : It is possible to read the bit state at reading. The written value becomes invalid.
WO : The written value becomes valid. It is impossible to read the bit state.
Nothing is assigned. It is impossible to read the bit state. The written value becomes invalid.
State immediately after reset

0 : "0" immediately after reset.
1 : "1" immediately after reset.
? : Undefined immediately after reset.

0 : Always " 0 " at reading.

| 1 | : Always " 1 " at reading. |
| :--- | :--- |
| $?$ | : Always undefined at reading. |
|  | : |

0 : "0" immediately after reset. Fix this bit to " 0 ."


Notes 16 : Do not write to this register.
17 : After reset, these bits are allowed to be changed only once.

## APPENDIX

## Appendix 1. Memory assigment in SFR area

Access characteristics
RW : It is possible to read the bit state at reading. The written value becomes valid.
RO : It is possible to read the bit state at reading. The written value becomes invalid.
WO : The written value becomes valid. It is impossible to read the bit state.
$\square$ : Nothing is assigned. It is impossible to read the bit state. The written value becomes invalid.

## State immediately after reset

0 : "0" immediately after reset.
1 : "1" immediately after reset.
? : Undefined immediately after reset.

| 0 | : Always "0" at reading. |
| :---: | :---: |
| 1 | : Always "1" at reading. |
| ? | : Always undefined at reading. |
| 0 | : "0" immediately after reset. Fix this bit to "0." |



Note 18: The access characteristics at addresses C616 to CF16 vary according to the timer A's operating mode.
(Refer to "CHAPTER 7. TIMER A.")

Access characteristics
RW : It is possible to read the bit state at reading. The written value becomes valid.
RO : It is possible to read the bit state at reading. The written value becomes invalid.
WO : The written value becomes valid. It is impossible to read the bit state.
: Nothing is assigned. It is impossible to read the bit state. The written value becomes invalid.
State immediately after reset

0 : " 0 " immediately after reset.
1 : "1" immediately after reset.
? : Undefined immediately after reset.

0 : Always "0" at reading.
1 : Always " 1 " at reading.
? : Always undefined at reading.
0 : " 0 " immediately after reset. Fix this bit to " 0 ."


Notes 19: The access characteristics at addresses E016 to E716 vary according to the contents of the comparator function select register 1 (address DD16). (Refer to "CHAPTER 12. A-D CONVERTER.")
20: Do not write to this register.

## APPENDIX

## Appendix 2. Control registers

## Appendix 2. Control registers

The control registers allocated in the SFR area are shown on the following pages. Below is the structure diagram for all registers.
XXX register (address XX 16)

Port Pi register ( $\mathrm{i}=1,2,4$ to 8 )
(Addresses ${ }_{16}, 6_{16}, \mathrm{~A}_{16}, \mathrm{~B}_{16}, \mathrm{E}_{16}, \mathrm{~F}_{16,} 12_{16}$ )
b7 b6 b5 b4 b3 b2 b1 b0


| Bit | Bit name | Funtion | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Port pin Pio | Data is input from or output to a pin by reading from or writing to the corresponding bit. <br> 0 : "L" level <br> 1 : "H" level | Undefined | RW |
| 1 | Port pin $\mathrm{Pi}_{1}$ |  | Undefined | RW |
| 2 | Port pin $\mathrm{Pi}_{2}$ |  | Undefined | RW |
| 3 | Port pin $\mathrm{Pi}_{3}$ |  | Undefined | RW |
| 4 | Port pin $\mathrm{Pi}_{4}$ |  | Undefined | RW |
| 5 | Port pin Pi5 |  | Undefined | RW |
| 6 | Port pin $\mathrm{Pi}_{6}$ |  | Undefined | RW |
| 7 | Port pin $\mathrm{Pi}_{7}$ |  | Undefined | RW |

Notes 1: Nothing is assigned for bits 0 and 4 of the port P5 register. These bits are undefined at reading. 2: Nothing is assigned for bits 4 to 7 of the port P8 register. These bits are undefined at reading.

Port Pi direction register ( $\mathrm{i}=1,2,4$ to 8 )
(Addresses 516, 816, $\mathrm{C}_{16}$, $\mathrm{D}_{16}$, 1016, 11 ${ }_{16,1416 \text { ) }}$


| Bit | Bit name | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Port Pio direction bit | 0 : Input mode <br> (The port functions as an input port.) <br> 1 : Output mode <br> (The port functions as an output port.) | 0 | RW |
| 1 | Port $\mathrm{Pi}_{1}$ direction bit |  | 0 | RW |
| 2 | Port Pi2 direction bit |  | 0 | RW |
| 3 | Port $\mathrm{Pi}_{3}$ direction bit |  | 0 | RW |
| 4 | Port $\mathrm{Pi}_{4}$ direction bit |  | 0 | RW |
| 5 | Port Pis direction bit |  | 0 | RW |
| 6 | Port $\mathrm{Pi}_{6}$ direction bit |  | 0 | RW |
| 7 | Port $\mathrm{Pi}_{7}$ direction bit |  | 0 | RW |

Notes 1: Nothing is assigned for bits 0 and 4 of the port P5 direction register. These bits are undefined at reading.
2: Nothing is assigned for bits 4 to 7 of the port P8 direction register. These bits are undefined at reading.
3: Any of bits 0 to 7 of the port P4 direction register becomes " 0 " by input of a falling edge to pin $\overline{\text { P4OUTcut } / \overline{N T} 0}$. (Refer to section "5.2.3 Pin P4OUTcut/l/NTo.")
4: Any of bits 0 to 7 of the port P6 direction register becomes " 0 " by input of a falling edge to pin $\overline{\text { P6OUTcut } / / N T_{4} 4}$. (Refer to section "5.2.4 Pin P6OUTcut/INT4.")

## APPENDIX

## Appendix 2. Control registers



Notes 1: When using pins $\mathrm{AN}_{0}$ to $\mathrm{AN}_{7}$, be sure to fix bit 3 of the analog input pin select bits 1 (bits 3 to 0 at address $\mathrm{DB}_{16}$ ) to " 0 ."
Setting bit 3 of the analog input pin select bits 1 to " 1 " invalidates the analog input pin select bits 0.
Also, the analog input pin select bits 0 are invalid in the single sweep mode, repeat sweep mode 0 and repeat sweet mode 1. (Each may be either "0" or "1.")
2: When using pin $A N_{7}$, be sure that the $D-A_{0}$ output enable bit (bit 0 at address $96_{16}$ ) = " 0 " (output disabled).
3: When writing to this bit, use the MOVM (MOVMB) or STA (STAB, STAD) instruction.
4: Writing to each bit (except write of " 0 " to bit 6 ) of the A-D control register 0 must be performed while the A-D converter halts, regardless of the A-D operation mode.


| Bit | Bit name | Function |  | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | A-D sweep pin select bits (Valid in the single sweep mode, repeat sweep mode 0, and repeat sweep mode 1.) <br> (Note 1) | Single sweep mode/Repeat sweep mode 0 b1 b0 <br> 00 : Pins ANo and $\mathrm{AN}_{1}$ (2 pins) <br> 01 : Pins $\mathrm{ANo}_{0}$ to $\mathrm{AN}_{3}$ (4 pins) <br> 10 : Pins ANo to $\mathrm{AN}_{5}$ ( 6 pins) <br> 11 : Pins $\mathrm{AN}_{0}$ to $\mathrm{AN}_{7}$ (8 pins) (Note 2) |  | 1 | RW |
| 1 |  | ```Repeat sweep mode 1 (Note 3) b1 b0 00:Pin ANo (1 pin) 01:Pins ANo and AN (2 pins) 10 : Pins ANo to AN2 (3 pins) 11: Pins ANo to AN3 (4 pins)``` |  | 1 | RW |
| 2 | A-D operation mode select bit 1 (Used in the repeat sweep mode 0 and repeat sweep mode 1.)(Note 4) | 0 : Repeat sweep mode 0 <br> 1 : Repeat sweep mode 1 |  | 0 | RW |
| 3 | Resolution select bit | 0 : 8-bit resolution mode 1:10-bit resolution mode |  | 0 | RW |
| 4 | A-D conversion frequency (фАо) select bit 1 | See Table 12.2.1. |  | 0 | RW |
| 5 | Fix this bit to "0." |  |  | 0 | RW |
| 6 | V ${ }_{\text {ReF }}$ connection select bit (Note 5) | 0 : Pin $\mathrm{V}_{\text {ref }}$ is connected. <br> 1 : Pin Vref is disconnected. |  | 0 | RW |
| 7 | The value is " 0 " at reading. |  |  | 0 | - |

Notes 1: These bits are invalid in the one-shot and repeat modes. (They may be either " 0 " or "1.")
2: When using pin $A N_{7}$, be sure that the $D-A_{0}$ output enable bit (bit 0 at address $96_{16}$ ) = " 0 " (output disabled).
3: Be sure to select the frequently-used analog input pins in the repeat sweep mode 1.
4: Fix this bit to " 0 " in the one-shot mode, repeat mode, and single sweep mode.
5: When this bit is cleared from " 1 " to " 0 ," be sure to start the A-D conversion after an interval of $1 \mu$ s or more has elapsed.
6: Writing to each bit of the A-D control register 1 must be performed while the A-D converter halts, regardless of the A-D operation mode.

A-D control register 2 (Address $\mathrm{DB}_{16}$ )


| Bit | Bit name | Function | At reset | R/W | 212-8 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Analog input pin select bits 1 <br> (Note 1) |  | 0 | RW | 12-8 |
| 1 |  |  | 0 | RW |  |
| 2 |  |  | 0 | RW |  |
| 3 |  |  | 0 | RW |  |
| 7 to 4 | Fix these bits to "0000." |  | 0 | RW |  |
| x : They may be either "0" or "1." <br> Note 1: When using pins $A N_{0}$ to $A N_{7}$, regardless of the A-D operation mode, be sure to fix bit 3 to " 0 ." Also, pins $A N_{8}$ to $A N_{11}$ are used only in the one-shot mode and repeat mode. <br> 2: Use bits 2 to 0 of A-D control register 0 (address $1 \mathrm{E}_{16}$ ) for selection of pins AN 0 to $\mathrm{AN}_{7}$. <br> 3: When using pin ANs, be sure that the D-A1 output enable bit (bit 1 at address $96{ }_{16}$ ) $=0$ " (output disabled). Also, be sure not to use pin $\mathrm{CTS}_{2} / \mathrm{RTS}_{2}$. <br> 4: When using pin ANo, be sure not to use pin $\overline{\mathrm{CTS}} / \mathrm{CLK} 2$. <br> 5: When using pin $\mathrm{AN}_{10}$, be sure not to use pin $\mathrm{R}_{\times 2} \mathrm{D}_{2}$. <br> 6: When using pin $\mathrm{AN}_{11}$, be sure not to use pin $\mathrm{T}_{\times \mathrm{D}_{2}}$. <br> 7: Writing to each bit of A-D control register 2 must be performed while the A-D conversion halts, regardless of the A-D operation mode. |  |  |  |  |  |
|  |  |  |  |  |  |  |  |

## APPENDIX

## Appendix 2. Control registers

When 8-bit resolution mode is selected


When 10-bit resolution mode is selected

A-D register 0 (Addresses 2116, 2016)
A-D register 1 (Addresses 2316, 2216)
A-D register 2 (Addresses 2516, 2416)
A-D register 3 (Addresses 2716, 2616)
A-D register 4 (Addresses 2916, 2816)
A-D register 5 (Addresses 2B ${ }_{16}, 2 \mathrm{~A}_{16}$ )
A-D register 6 (Addresses 2D ${ }_{16}, 2 \mathrm{C}_{16}$ )
A-D register 7 (Addresses 2 $\mathrm{F}_{16}, 2 \mathrm{E}_{16}$ )

A-D register 8 (Addresses $\mathrm{E} 1_{16,} \mathrm{E} 0_{16}$ )
A-D register 9 (Addresses $\mathrm{E} 3_{16,} \mathrm{E} 2_{16}$ )
A-D register 10 (Addresses E516, E416)
A-D register 11 (Addresses E716, E616)


| Bit |  | Function | At reset | R/W |
| :---: | :--- | :--- | :---: | :---: |
| 9 to 0 | Reads an A-D conversion result. |  | Undefined | RO |
| 15 to 10 | The value is "0" at reading. | $12-10$ |  |  |

## When comparator function is selected

A-D register 0 (Addresses $21_{16,} 20_{16}$ ) A-D register 8 (Addresses $\mathrm{E} 1_{16}, \mathrm{E} 0_{16}$ )
A-D register 1 (Addresses $23_{16,}$ 22 ${ }_{16}$ ) A-D register 9 (Addresses E3 ${ }_{16}$, E2 ${ }_{16}$ )
A-D register 2 (Addresses 2516, 2416) A-D register 10 (Addresses E516, E416)
A-D register 3 (Addresses 27 ${ }_{16}$, 2616) A-D register 11 (Addresses E716, E616)
A-D register 4 (Addresses 2916, 2816)
A-D register 5 (Addresses 2B16, 2 $\mathrm{A}_{16}$ )
A-D register 6 (Addresses 2D ${ }_{16}, 2 \mathrm{C}_{16}$ )
A-D register 7 (Addresses 2F $\mathrm{F}_{16}$, 2 $\mathrm{E}_{16}$ )


| Bit | Function | At reset | R/W |
| :---: | :--- | :---: | :---: |
| 7 to 0 | Any value in the range from " $00_{16 \text { " to "FF } 16 \text { " can be set. }}$ |  |  |
| The set value is compared with the input voltage. The value is undefined at reading. |  |  |  |

Note: When the comparator function is selected, writing to and reading from the A-D register i must be performed while the A-D converter halts.

UARTO transmit/receive mode register (Address 3016)
UART1 transmit/receive mode register (Address 3816)
UART2 transmit/receive mode register (Address $\mathrm{BO}_{16}$ )



Note: Bits 4 to 6 are invalid in the clock synchronous serial I/O mode. (Each may be either "0" or "1.") Additionally, fix bit 7 to " 0 ."

UART0 baud rate register (BRG0) (Address 3116)
UART1 baud rate register (BRG1) (Address 3916)
UART2 baud rate register (BRG2) (Address B1 ${ }_{16}$ )


| Bit | Function | At reset | R/W |
| :---: | :---: | :---: | :---: |
| 7 to 0 | Any value in the range from " $00_{16}$ " to "FF 16 " can be set. <br> Assuming that the set value $=\mathrm{n}$, BRGi divides the count source frequency by $(\mathrm{n}+1)$. | Undefined | WO |

Note: Writing to this register must be performed while the transmission/reception halts.
Use the MOVM (MOVMB) or STA (STAB, STAD) instruction for writing to this register.

UARTO transmit buffer register (Addresses 3316, 32 ${ }_{16}$ )


| Bit | Function | At reset | R/W |
| :---: | :--- | :--- | :--- |
| 8 to 0 | Transmit data is set. | Reference |  |
| 15 to 9 | Nothing is assigned. | Undefined | WO |
| 11-11 |  |  |  |

Note: Use the MOVM (MOVMB) or STA (STAB, STAD) instruction for writing to this register.

## APPENDIX

## Appendix 2. Control registers

UART0 transmit/receive control register 0 (Address $34_{16}$ )
UART1 transmit/receive control register 0 (Address $3 \mathrm{C}_{16}$ )
UART2 transmit/receive control register 0 (Address B4 $4_{16}$ )


| Bit | Bit name | Function | At reset | R/W | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | BRG count source select bits | b1 b0 <br> 00 : Clock f ${ }_{2}$ <br> 01 : Clock $\mathrm{f}_{16}$ <br> 10 : Clock f64 <br> 11 : Clock f512 | 0 | RW | 11-7 |
| 1 |  |  | 0 | RW |  |
| 2 | $\overline{\mathrm{CTS}} / \overline{\mathrm{RTS}}$ function select bit <br> (Note 1) | 0 : The CTS function is selected. <br> 1 : The RTS function is selected. | 0 | RW |  |
| 3 | Transmit register empty flag | 0 : Data is present in the transmit register. (Transmission is in progress.) <br> 1 : No data is present in the transmit register. (Transmission is completed.) | 1 | RO |  |
| 4 | $\overline{\mathrm{CTS}} / \overline{\mathrm{RTS}}$ enable bit | 0 : The $\overline{\text { CTS }} / \overline{\mathrm{RTS}}$ function is enabled. <br> 1 : The CTS/RTS function is disabled. | 0 | RW |  |
| 5 | UARTi receive interrupt mode select bit | 0 : Reception interrupt <br> 1 : Reception error interrupt | 0 | RW |  |
| 6 | CLK polarity select bit (This bit is used in the clock synchronous serial I/O mode.) <br> (Note 2) | 0 : At the falling edge of the transfer clock, transmit data is output; at the rising edge of the transfer clock, receive data is input. When not in transferring, pin CLKi's level is "H." <br> 1 : At the falling edge of the transfer clock, transmit data is output; at the falling edge of the transfer clock, receive data is input. <br> When not in transferring, pin CLKi's level is "L." | 0 | RW |  |
| 7 | Transfer format select bit (This bit is used in the clock synchronous serial I/O mode.) (Note 2) | 0 : LSB (Least Significant Bit) first <br> 1 : MSB (Most Significant Bit) first | 0 | RW |  |

Notes 1: Valid when the $\overline{\mathrm{CTS}} / \overline{\mathrm{RTS}}$ enable bit (bit 4 ) is " 0 " and $\overline{\mathrm{CTS}} / \overline{\mathrm{RTS}}$ i separate select bit (bit 0,1 or 4 at address $\mathrm{AC}_{16}$ ) is " 0 ." 2: Fix these bits to " 0 " in the UART mode or when serial I/O is disabled.

UARTO transmit/receive control register 1 (Address 3516)

UART1 transmit/receive control register 1 (Address 3D16)
UART2 transmit/receive control register 1 (Address B516)


| Bit | Bit name | Function | At reset | R/W |
| :---: | :--- | :--- | :---: | :---: |
| 0 | Transmit enable bit | $0:$ Transmission disabled <br> $1:$ Transmission enabled | 0 | RW |
| 1 | Transmit buffer empty flag | $0:$ Data is present in the transmit buffer register. <br> $1:$ No data is present in the transmit buffer register. | $11-9$ |  |
| 2 | Receive enable bit | $0:$ Reception disabled <br> $1:$ Reception enabled |  |  |
| 3 | Receive complete flag | $0:$ No data is present in the receive buffer register. <br> $1:$ Data is present in the receive buffer register. | 0 | RO |
| 4 | Overrun error flag | $0:$ No overrun error <br> $1:$ Overrun error detected | 0 | RO |
| 5 | Framing error flag <br> (Valid in UART mode) | (Note) | $0:$ No framing error <br> $1:$ Framing error detected | 0 |
| 6 | Parity error flag <br> (Valid in UART mode) | (Note) | $0:$ No parity error <br> $1:$ Parity error detected | 0 |
| 7 | Error sum flag <br> (Valid in UART mode) | (Note) | $0:$ Ro error <br> $1:$ Error detected | 0 |

Note: Bits 5 to 7 are invalid in the clock synchronous serial I/O mode.

## APPENDIX

## Appendix 2. Control registers

UART0 receive buffer register (Addresses 37 ${ }_{16}$, 3616)


| Bit | Function | At reset | R/W |
| :---: | :--- | :---: | :---: |
| 8 to 0 | Receive data is read out from here. | Refernce |  |
| 15 to 9 | The value is " 0 " at reading. | Undefined | RO |
| $11-13$ |  |  |  |

## APPENDIX

Appendix 2. Control registers

Count start register 0 (Address 4016)


| Bit | Bit name | Function | At reset | R/W | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Timer A0 count start bit | 0 : Stop counting <br> 1 : Start counting | 0 | RW | 7-6 |
| 1 | Timer A1 count start bit |  | 0 | RW |  |
| 2 | Timer A2 count start bit |  | 0 | RW |  |
| 3 | Timer A3 count start bit |  | 0 | RW |  |
| 4 | Timer A4 count start bit |  | 0 | RW |  |
| 5 | Timer B0 count start bit |  | 0 | RW | 8-4 |
| 6 | Timer B1 count start bit |  | 0 | RW |  |
| 7 | Timer B2 count start bit |  | 0 | RW |  |

Count start register 1 (Address $41_{16)}$
b7 b6 b5 b4 b3 b2 b1 b0

| Bit | Bit name | Function | At reset | R/W | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Timer A5 count start bit | 0 : Stop counting <br> 1 : Start counting | 0 | RW | 7-6 |
| 1 | Timer A6 count start bit |  | 0 | RW |  |
| 2 | Timer A7 count start bit |  | 0 | RW |  |
| 3 | Timer A8 count start bit |  | 0 | RW |  |
| 4 | Timer A9 count start bit |  | 0 | RW |  |
| 7 to 5 | Nothing is assigned. |  | Undefined | - |  |

b7 b6 b5 b4 b3 b2 b1 b0
One-shot start register 0 (Address $42{ }_{16}$ )

| Bit | Bit name | Function | At reset | R/W | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Timer A0 one-shot start bit | 1 : Start outputting one-shot pulse. <br> (Valid when an internal trigger is selected.) <br> The value is " 0 " at reading. | 0 | wo | 7-33 |
| 1 | Timer A1 one-shot start bit |  | 0 | WO |  |
| 2 | Timer A2 one-shot start bit |  | 0 | WO |  |
| 3 | Timer A3 one-shot start bit |  | 0 | WO |  |
| 4 | Timer A4 one-shot start bit |  | 0 | WO |  |
| 6,5 | Nothing is assigned. |  | Undefined | - |  |
| 7 | Fix this bit to "0." |  | 0 | RW |  |

One-shot start register 1 (Address $43_{16}$ )
b7 b6 b5 b4 b3 b2 b1 b0


| Bit | Bit name | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Timer A5 one-shot start bit | 1 : Start outputting one-shot pulse. <br> (Valid when an internal trigger is selected.) <br> The value is " 0 " at reading. | 0 | wo |
| 1 | Timer A6 one-shot start bit |  | 0 | WO |
| 2 | Timer A7 one-shot start bit |  | 0 | WO |
| 3 | Timer A8 one-shot start bit |  | 0 | WO |
| 4 | Timer A9 one-shot start bit |  | 0 | WO |
| 6,5 | Nothing is assigned. |  | Undefined | - |
| 7 | Fix this bit to "0." |  | 0 | RW |

## APPENDIX

## Appendix 2. Control registers

Up-down register 0 (Address 4416)


| Bit | Bit name | Function | At reset | R/W | erence |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Timer A0 up-down bit | 0 : Countdown <br> 1: Countup <br> This function is valid when the contents of the updown register is selected as the up-down switching factor. | 0 | RW | 7-24 |
| 1 | Timer A1 up-down bit |  | 0 | RW |  |
| 2 | Timer A2 up-down bit |  | 0 | RW |  |
| 3 | Timer A3 up-down bit |  | 0 | RW |  |
| 4 | Timer A4 up-down bit |  | 0 | RW |  |
| 5 | Timer A2 two-phase pulse signal processing select bit | 0 : Two-phase pulse signal processing function disabled <br> 1 :Two-phase pulse signal processing function enabled <br> When not using the two-phase pulse signal processing function, clear the bit to " 0 ." <br> The value is " 0 " at reading. | 0 | WO (Note) | 7-26 |
| 6 | Timer A3 two-phase pulse signal processing select bit |  | 0 | $\begin{aligned} & \text { WO } \\ & \text { (Note) } \end{aligned}$ |  |
| 7 | Timer A4 two-phase pulse signal processing select bit |  | 0 | $\begin{aligned} & \text { WO } \\ & \text { (Note) } \end{aligned}$ |  |

Note: Use the MOVM (MOVMB) or STA(STAB, STAD) instruction for writing to bits 5 to 7.

Up-down register 1 (Address C4 ${ }_{16}$ )
b7 b6 b5 b4 b3 b2 b1 b0


| Bit | Bit name | Function | At reset | R/W | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Timer A5 up-down bit | 0 : Countdown <br> 1 : Countup <br> This function is valid when the contents of the updown register is selected as the up-down switching factor. | 0 | RW | 7-24 |
| 1 | Timer A6 up-down bit |  | 0 | RW |  |
| 2 | Timer A7 up-down bit |  | 0 | RW |  |
| 3 | Timer A8 up-down bit |  | 0 | RW |  |
| 4 | Timer A9 up-down bit |  | 0 | RW |  |
| 5 | Timer A7 two-phase pulse signal processing select bit | 0 : Two-phase pulse signal processing function disabled <br> 1 :Two-phase pulse signal processing function enabled <br> When not using the two-phase pulse signal processing function, clear the bit to "0." <br> The value is " 0 " at reading. | 0 | WO (Note) | 7-26 |
| 6 | Timer A8 two-phase pulse signal processing select bit |  | 0 | WO (Note) |  |
| 7 | Timer A9 two-phase pulse signal processing select bit |  | 0 | WO (Note) |  |

Note: Use the MOVM (MOVMB) or STA(STAB, STAD) instruction for writing to bits 5 to 7.

Timer A clock division select register (Address 4516)



| Bit | Bit name | Function | At reset | R/W | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Timer A clock division select bits | See Table 7.2.3. | 0 | RW | 7-5 |
| 1 |  |  | 0 | RW |  |
| 7 to 2 | The value is "0" at reading. |  | 0 | - |  |

Timer A0 register (Addresses 4716, 4616)
Timer A1 register (Addresses 4916, 4816)
Timer A2 register (Addresses 4B16, 4A $\mathrm{A}_{16}$ )
Timer A3 register (Addresses 4D ${ }_{16}, 4 \mathrm{C}_{16}$ )
Timer A4 register (Addresses $4 \mathrm{~F}_{16}, 4 \mathrm{E}_{16}$ )

Timer A5 register (Addresses C716, C616)
Timer A6 register (Addresses C9 ${ }_{16}$, C816)
Timer A7 register (Addresses $\mathrm{CB}_{16}, \mathrm{CA}_{16}$ )
Timer A8 register (Addresses $\mathrm{CD}_{16}, \mathrm{CC}_{16}$ )
Timer A9 register (Addresses $\mathrm{CF}_{16}, \mathrm{CE}_{16}$ )


| Bit | Function | At reset | R/W |
| :---: | :--- | :--- | :---: |
| 15 to 0 | These bits have different functions according to the operating mode. | Undefined | RW |

Note: Reading from or writing to this register must be performed in a unit of 16 bits.

Timer Ai mode register ( $\mathrm{i}=0$ to 4 ) (Addresses $56{ }_{16}$ to $5 \mathrm{~A}_{16}$ )
Timer Ai mode register ( $\mathrm{i}=5$ to 9 ) (Addresses D616 to $\mathrm{DA}_{16}$ )

| Bit | Bit name | Function | At reset | R/W | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Operating mode select bits | b1 b0 <br> 00 : Timer mode <br> 01 : Event counter mode <br> 10 : One-shot pulse mode <br> 11 : Pulse width modulation (PWM) mode. | 0 | RW | 7-7 |
| 1 |  |  | 0 | RW |  |
| 2 | These bits have different functions according to the operating mode. |  | 0 | RW |  |
| 3 |  |  | 0 | RW |  |
| 4 |  |  | 0 | RW |  |
| 5 |  |  | 0 | RW |  |
| 6 |  |  | 0 | RW |  |
| 7 |  |  | 0 | RW |  |

## APPENDIX

## Appendix 2. Control registers

Timer mode

Timer A0 register (Addresses 47 ${ }_{16}$, 4616)
Timer A1 register (Addresses 4916, 4816)
Timer A2 register (Addresses 4B16, 4A $\mathrm{A}_{16}$ )
Timer A3 register (Addresses 4D16, 4C16)
Timer A4 register (Addresses 4F $\mathrm{F}_{16}, 4 \mathrm{E}_{16}$ )

Timer A5 register (Addresses $\mathrm{C} 7_{16}, \mathrm{C} 6_{16}$ )
Timer A6 register (Addresses $\mathrm{C} 9_{16}, \mathrm{C} 816$ )
Timer A7 register (Addresses $\mathrm{CB}_{16}, \mathrm{CA}_{16}$ )
Timer A8 register (Addresses $\mathrm{CD}_{16}, \mathrm{CC}_{16}$ )
Timer A9 register (Addresses $\mathrm{CF}_{16}, \mathrm{CE}_{16}$ )


| Bit | Function | At reset | R/W |
| :---: | :--- | :--- | :--- |
| 15 to 0 | Any value in the range from " $0000_{16 "}$ " to " $F F F F_{16 "}$ can be set. <br> Assuming that the set value $=\mathrm{n}$, the counter divides the count source frequency by $(\mathrm{n}+1)$. <br> When reading, the register indicates the counter value. | Undefined | RW |

Note: Reading from or writing to this register must be performed in a unit of 16 bits.

Timer Ai mode register ( $\mathrm{i}=0$ to 4) (Addresses $56_{16}$ to $5 \mathrm{~A}_{16}$ )
Timer Ai mode register ( $\mathrm{i}=5$ to 9 ) (Addresses D616 to DA16)


| Bit | Bit name | Function | At reset | R/W | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Operating mode select bits | $\begin{gathered} \text { b1 b0 } \\ 0 \\ 0 \end{gathered}$ | 0 | RW | $\begin{gathered} 7-12 \\ 9-12 \\ 9-23 \\ 10-15 \end{gathered}$ |
| 1 |  |  | 0 | RW |  |
| 2 | Pulse output function select bit | 0 : No pulse output (TAiout pin functions as a programmable I/O port pin.) <br> 1 : Pulse output (TAiout pin functions as a pulse output pin.) | 0 | RW | 7-16 |
| 3 | Gate function select bits | No gate function <br> 0 1: S (TAiln pin functions as a programmable I/O port pin.) <br> 10: Gate function (Counter is active only while TAin pin's input signal is at " $L$ " level.) <br> 11: Gate function (Counter is active only while TAin pin's input signal is at " H " level.) | 0 | RW | 7-15 |
| 4 |  |  | 0 | RW |  |
| 5 | Fix this bit to " 0 " in timer mode. |  | 0 | RW |  |
| 6 | Count source select bits | See Table 7.2.3. | 0 | RW | 7-5 |
| 7 |  |  | 0 | RW |  |

## Event counter mode

Timer A0 register (Addresses 47 ${ }_{16}, 46_{16}$ )
Timer A1 register (Addresses 4916, 4816)
Timer A2 register (Addresses 4B16, 4A $\mathrm{A}_{16}$ )
Timer A3 register (Addresses 4D16, 4C $\mathrm{C}_{16}$ )
Timer A4 register (Addresses $4 \mathrm{~F}_{16}, 4 \mathrm{E}_{16}$ )

Timer A5 register (Addresses C7 ${ }_{16}, \mathrm{C} 616$ )
Timer A6 register (Addresses C9 ${ }_{16}, \mathrm{C} 8_{16}$ )
Timer A7 register (Addresses $\mathrm{CB}_{16}, \mathrm{CA}_{16}$ )
Timer A8 register (Addresses $\mathrm{CD}_{16}, \mathrm{CC}_{16}$ )
Timer A9 register (Addresses $\mathrm{CF}_{16}, \mathrm{CE}_{16}$ )


Note: Reading from or writing to this register must be performed in a unit of 16 bits.

Timer Ai mode register ( $\mathrm{i}=0$ to 4) (Addresses $56{ }_{16}$ to $5 \mathrm{~A}_{16}$ )
Timer Ai mode register ( $\mathrm{i}=5$ to 9 ) (Addresses D616 to DA16)


| Bit | Bit name | Function | At reset | R/W | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Operating mode select bits | b1 b0 <br> 01 : Event counter mode | 0 | RW | 7-20 |
| 1 |  |  | 0 | RW |  |
| 2 | Pulse output function select bit | 0 : No pulse output (TAiout pin functions as a programmable I/O port pin.) <br> 1 : Pulse output (TAiout pin functions as a pulse output pin.) | 0 | RW | 7-26 |
| 3 | Count polarity select bit | 0 : Counts at falling edge of external signal <br> 1 : Counts at rising edge of external signal | 0 | RW | 7-20 |
| 4 | Up-down switching factor select bit | 0 : Contents of up-down register <br> 1 : Input signal to TAiout pin | 0 | RW | 7-24 |
| 5 | Fix this bit to "0" in event counter mode. |  | 0 | RW |  |
| 6 | These bits are invalid in event counter mode. |  | 0 | RW |  |
| 7 |  |  | 0 | RW |  |

$X$ : It may be either " 0 " or " 1 ."

## APPENDIX

## Appendix 2. Control registers

## One-shot pulse mode

Timer A0 register (Addresses 4716, 4616)
Timer A1 register (Addresses 4916, 4816)
Timer A2 register (Addresses 4B ${ }_{16}, 4 \mathrm{~A}_{16}$ )
Timer A3 register (Addresses 4D ${ }_{16}, 4 \mathrm{C}_{16}$ )
Timer A4 register (Addresses $4 \mathrm{~F}_{16}, 4 \mathrm{E}_{16}$ )

Timer A5 register (Addresses C716, C616)
Timer A6 register (Addresses $\mathrm{C} 9_{16,} \mathrm{C} 8_{16}$ )
Timer A7 register (Addresses $\mathrm{CB}_{16}, \mathrm{CA}_{16}$ )
Timer A8 register (Addresses $\mathrm{CD}_{16}, \mathrm{CC}_{16}$ )
Timer A9 register (Addresses $\mathrm{CF}_{16}, \mathrm{CE}_{16}$ )

f: Frequency of count source
Note: Use the MOVM or STA(STAD) instruction for writing to this register.
Writing to this register must be performed in a unit of 16 bits.

Timer Ai mode register ( $\mathrm{i}=0$ to 4) (Addresses $56{ }_{16}$ to 5A16)
Timer Ai mode register ( $\mathrm{i}=5$ to 9 ) (Addresses D616 to DA 16 )


| Bit | Bit name | Function | At reset | R/W | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Operating mode select bits | 10 : One-shot pulse mode | 0 | RW | $\begin{gathered} 7-30 \\ 10-13 \end{gathered}$ |
| 1 |  |  | 0 | RW |  |
| 2 | Fix this bit to "1" in one-shot pulse mode. |  | 0 | RW | $\square$ |
| 3 4 | Trigger select bits | Writing " 1 " to one-shot start bit <br> 01 : $\}$ (TAin pin functions as a programmable I/O port pin.) <br> 10 : Falling edge of TAin pin's input signal <br> 11 : Rising edge of TAiin pin's input signal | 0 0 | RW | 7-33 |
| 5 | Fix this bit to "0" in one-shot pulse mode. |  | 0 | RW | $\pi$ |
| 6 | Count source select bits | See Table 7.2.3. | 0 | RW | 7-5 |
| 7 |  |  | 0 | RW |  |

## Pulse width modulation (PWM) mode

<When operating as a 16 -bit pulse width modulator>

Timer A0 register (Addresses 47 ${ }_{16}, 46{ }_{16}$ )
Timer A1 register (Addresses 4916, 4816)
Timer A2 register (Addresses 4B16, 4 $\mathrm{A}_{16}$ )
Timer A3 register (Addresses 4D16, 4C ${ }_{16}$ )
Timer A4 register (Addresses 4F $\mathrm{F}_{16}$, $4 \mathrm{E}_{16}$ )

|  | (b15) (b8) <br> b7 b0 b7 | (b8) |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Function | At reset | R/W | Reference |
| 15 to 0 | Any value in the range from "000016" to "FFFE 16 " can be set. Assuming that the set value $=n$, the " H " level width of the PWM pulse which is output from the TAiout pin is expressed as follows: <br> $\left(P W M\right.$ pulse period $\left.=\frac{2^{16}-1}{f_{i}}\right)$ | Undefined | WO | 7-39 |

Timer A5 register (Addresses C716, C616)
Timer A6 register (Addresses C916, C816)
Timer A7 register (Addresses $\mathrm{CB}_{16}, \mathrm{CA}_{16}$ )
Timer A8 register (Addresses $\mathrm{CD}_{16}, \mathrm{CC}_{16}$ )
Timer A9 register (Addresses CF16, CE16)
f: Frequency of count source
Note: Use the MOVM or STA(STAD) instruction for writing to this register.
Writing to this register must be performed in a unit of 16 bits.
<When operating as an 8 -bit pulse width modulator>

Timer A0 register (Addresses 4716, 4616)
Timer A1 register (Addresses 4916, 4816)
Timer A2 register (Addresses 4B16, 4A $\mathrm{A}_{16}$ )
Timer A3 register (Addresses 4D16, 4C $\mathrm{C}_{16}$ )
Timer A4 register (Addresses 4F $\mathrm{F}_{16}$, 4E16)

Timer A5 register (Addresses C716, C616)
Timer A6 register (Addresses C916, C816)
Timer A7 register (Addresses CB16, $\mathrm{CA}_{16}$ )
Timer A8 register (Addresses $\mathrm{CD}_{16}, \mathrm{CC}_{16}$ )
Timer A9 register (Addresses CF ${ }_{16}$, $\mathrm{CE}_{16}$ )


| Bit | Function | At reset | R/W | Reference |
| :---: | :---: | :---: | :---: | :---: |
| 7 to 0 | Any value in the range from " $00_{16}$ " to " $\mathrm{FF}_{16}$ " can be set. Assuming that the set value $=m$, the period of the PWM pulse which is output from the TAiout pin is expressed as follows: $\frac{(m+1)\left(2^{8}-1\right)}{f_{i}}$ | Undefined | WO | 7-39 |
| 15 to 8 | Any value in the range from " $00_{16}$ " to " $F F_{16}$ " can be set. Assuming that the set value $=n$, the " H " level width of the PWM pulse which is output from the TAiout pin is expressed as follows: $\frac{n(m+1)}{f_{i}}$ | Undefined | WO |  |

f: Frequency of count source
Note: Use the MOVM or STA(STAD) instruction for writing to this register. Writing to this register must be performed in a unit of 16 bits.

## APPENDIX

## Appendix 2. Control registers

Pulse width modulation (PWM) mode

Timer Ai mode register ( $\mathrm{i}=0$ to 4) (Addresses $56_{16}$ to $5 \mathrm{~A}_{16}$ )
Timer Ai mode register ( $\mathrm{i}=5$ to 9 ) (Addresses D616 to DA ${ }_{16}$ )


| Bit | Bit name | Function | At reset | R/W | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Operating mode select bits | $\stackrel{\text { b1 b0 }}{1} 1$ : PWM mode | 0 | RW | $\begin{aligned} & \hline 7-40 \\ & 9-12 \\ & 9-23 \end{aligned}$ |
| 1 |  |  | 0 | RW |  |
| 2 | Fix this bit to "1" in PWM mode. |  | 0 | RW |  |
| 3 4 | Trigger select bits | 00 : Writing "1" to count start bit <br> 0 1: \} (TAin pin functions as a programmable I/O port pin.) <br> 10 : Falling edge of TAin pin's input signal <br> 11 : Rising edge of TAiin pin's input signal | 0 0 | RW RW | 7-43 |
| 5 | 16/8-bit PWM mode select bit | $0: 16$-bit pulse width modulator <br> 1:8-bit pulse width modulator | 0 | RW | 7-44 |
| 6 | Count source select bits | See Table 7.2.3. | 0 | RW | 7-5 |
| 7 |  |  | 0 | RW |  |

Timer B0 register (Addresses 5116, 5016)
Timer B1 register (Addresses 5316, 52 ${ }_{16 \text { ) }}$
Timer B2 register (Addresses 5516, 5416)


| Bit | Function | At reset | R/W |
| :---: | :---: | :---: | :---: |
| 15 to 0 | These bits have different functions according to the operating mode. | Undefined | RW |

Note: Reading from or writing to this register must be performed in a unit of 16 bits.

Timer Bi mode register ( $\mathrm{i}=0$ to 2 ) (Addresses $5 \mathrm{~B}_{16}$ to $5 \mathrm{D}_{16}$ )


| Bit | Bit name | Function | At reset | R/W | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Operating mode select bits | b1 b0 <br> 00 : Timer mode <br> 01 : Event counter mode <br> 10 : Pulse period/Pulse width measurement mode <br> 11 : Do not select. | 0 | RW | 8-4 |
| 1 |  |  | 0 | RW |  |
| 2 | These bits have different functions according to the operating mode. |  | 0 | RW |  |
| 3 |  |  | 0 | RW |  |
| 4 |  |  | 0 | RW |  |
| 5 |  |  | Undefined | $\begin{array}{\|c\|} \mathrm{RO} \\ \text { (Note) } \end{array}$ |  |
| 6 |  |  | 0 | RW |  |
| 7 |  |  | 0 | RW |  |

Note: Bit 5 is invalid in the timer and event counter modes; its value is undefined at reading.

## APPENDIX

## Appendix 2. Control registers

Timer mode

Timer B0 register (Addresses 5116, 5016)
Timer B1 register (Addresses 5316, 5216)
Timer B2 register (Addresses 5516, 5416)


| Bit | Function | At reset | R/W |
| :---: | :--- | :--- | :---: |
| 15 to 0 | Any value in the range from " 000016 " to "FFFF ${ }_{16}$ " can be set. <br> Assuming that the set value $=\mathrm{n}$, the counter divides the count source frequency by $(\mathrm{n}+1)$. <br> When reading, the register indicates the counter value. | Undefined | RW |
| $8-9$ |  |  |  |

Note: Reading from or writing to this register must be performed in a unit of 16 bits.

Timer Bi mode register ( $\mathrm{i}=0$ to 2 ) (Addresses 5B16 to 5D ${ }_{16}$ )


$X$ : It may be either " 0 " or " 1 ."

## Event counter mode

Timer B0 register (Addresses 5116, 5016)
Timer B1 register (Addresses 5316, 5216)
Timer B2 register (Addresses 5516, 5416)


| Bit | Function | At reset | R/W | Reference |
| :---: | :---: | :---: | :---: | :---: |
| 15 to 0 | Any value in the range from " $0000_{16}$ " to "FFFF ${ }_{16}$ " can be set. <br> Assuming that the set value $=n$, the counter divides the count source frequency by $(n+1)$. <br> When reading, the register indicates the counter value. | Undefined | RW | 8-14 |

Note: Reading from or writing to this register must be performed in a unit of 16 bits.

Timer Bi mode register ( $\mathrm{i}=0$ to 2 ) (Addresses 5B16 to 5D ${ }_{16}$ )


| Bit | Bit name | Function | At reset | R/W | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Operating mode select bits | b1 b0 <br> 01 : Event counter mode | 0 | RW | 8-14 |
| 1 |  |  | 0 | RW |  |
| 2 | Count polarity select bits | b3 b2 <br> 00 : Count at falling edge of external signal <br> 01 : Count at rising edge of external signal <br> 10 : Count at both falling and rising edges of external signal <br> 11 : Do not select. <br> (Note) | 0 | RW |  |
| 3 |  |  | 0 | RW |  |
| 4 | This bit is invalid in event counter mode. |  | 0 | RW |  |
| 5 | This bit is invalid in event counter mode; its value is undefined at reading. |  | Undefined | RO |  |
| 6 | These bits are invalid in event counter mode. |  | 0 | RW |  |
| 7 |  |  | 0 | RW |  |

X : It may be either " 0 " or " 1 ."
Note: When the timer B2 clock source select bit (bit 6 at address 6316 ) = " 1 ," be sure to fix these bits to " 012 " (count at the rising edge of the external signal).

## APPENDIX

## Appendix 2. Control registers

Pulse period/Pulse width measurement mode

Timer B0 register (Addresses 51 ${ }_{16}$, 5016)
Timer B1 register (Addresses 5316, 52 ${ }_{16 \text { ) }}$
Timer B2 register (Addresses 5516, 5416)


| Bit | Function | At reset | R/W |
| :---: | :---: | :---: | :---: |
| 15 to 0 | The measurement result of pulse period or pulse width is read out. | Undefined | RO |
| 8 |  |  |  |

Note: Reading from this register must be performed in a unit of 16 bits.

Timer Bi mode register ( $\mathrm{i}=0$ to 2 ) (Addresses 5B16 to $5 \mathrm{D}_{16}$ )


| Bit | Bit name | Function | At reset | R/W | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Operating mode select bits | 10 : Pulse period/Pulse width measurement mode | 0 | RW | 8-21 |
| 1 |  |  | 0 | RW |  |
| 2 3 | Measurement mode select bits | b3 b2 <br> 00 : Pulse period measurement (Interval between falling edges of measurement pulse) <br> 01 : Pulse period measurement (Interval between rising edges of measurement pulse) <br> 10 : Pulse width measurement (Interval from a falling edge to a rising edge, and from a rising edge to a falling edge of measurement pulse) <br> 11 : Do not select. | 0 0 | RW | 8-23 |
| 4 | Count-type select bit | 0 : Counter clear type <br> 1: Free-run type | 0 | RW |  |
| 5 | Timer Bi overflow flag (Note) | 0 : No overflow <br> 1: Overflowed | Undefined | RO | 8-24 |
| 6 | Count source select bits | $\begin{aligned} & \text { b7b6 } \\ & 000: f_{2} \\ & 01 \\ & 0 \\ & 10: \\ & 10 \\ & 10 \\ & 1 \end{aligned} 1: f_{64}$ | 0 | RW | 8-7 |
| 7 |  |  | 0 | RW |  |

Note: The timer Bi overflow flag is cleared to " 0 " when a value is written to the timer Bi mode register with the count start bit = " 1 ." This flag cannot be set to " 1 " by software.


| Bit | Bit name | Function | At reset | R/W | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Processor mode bits | b1 b0 <br> 00 : Single-chip mode <br> 01 : Do not select. <br> 10 : Do not select. <br> 11 : Do not select. | 0 | RW | 2-20 |
| 1 |  |  | 0 | RW |  |
| 2 | Any of these bits may be either "0" or "1." |  | 0 | RW |  |
| 3 |  |  | 1 | RW |  |
| 4 | Interrupt priority detection time select bits | b5 b4 <br> $00: 7$ cycles of $f_{\text {sys }}$ <br> 01 : 4 cycles of fsys <br> $10: 2$ cycles of fsys <br> 11 : Do not select. | 0 | RW | 6-11 |
| 5 |  |  | 0 | RW |  |
| 6 | Software reset bit | The microcomputer is reset by writing " 1 " to this bit. The value is " 0 " at reading. | 0 | WO | 3-3 |
| 7 | Fix this bit to "0." |  | 0 | RW |  |

$X$ : It may be either " 0 " or " 1 ."

Processor mode register 1 (Address 5F ${ }_{16}$ )


| Bit | Bit name | Function | At reset | R/W |
| :---: | :--- | :--- | :---: | :---: |
| 0 | This bit may be either "0" or "1." | 1 | RW |  |
| 1 | Direct page register switch bit | 0 : Only DPR0 is used. <br> $1:$ DPR0 through DPR3 are used. |  |  |
| 6 to 2 | Fix these bits to "00000." | 0 | RW <br> (Note 1) |  |
| 7 | Internal ROM bus cycle select bit <br> (Note 2) | $0: 3 \phi$ <br> $1: 2 \phi$ | 0 | RW |

X : It may be either " 0 " or " 1. ."

Notes 1: After reset, this bit is allowed to be changed only once. (During the software execution, be sure not to change this bit's content.)
2: To reprogram the internal flash memory by using the CPU reprogramming mode, clear this bit to " 0 ." (Refer to section "19.2 Flash memory CPU reprogramming mode.")

## APPENDIX

## Appendix 2. Control registers



Watchdog timer frequency select register (Address 61 ${ }_{16}$ )


| Bit | Bit name | Function | At reset | R/W | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Watchdog timer frequency select bit | $0: W f_{512}$ $1: W f_{32}$ <br> 1: Wf ${ }_{3}$ | 0 | RW | 14-3 |
| 5 to 1 | Nothing is assigned. |  | Undefined | - |  |
| 6 | Watchdog timer clock source select bits at STP termination | $\begin{aligned} & \mathrm{b7} \mathrm{~b} 6 \\ & 0 \\ & 0 \\ & 0 \end{aligned}: \mathrm{fX}_{32}$ | 0 | RW | $\begin{aligned} & 14-3 \\ & 15-7 \end{aligned}$ |
| 7 |  |  | 0 | RW |  |

Particular function select register 0 (Address 62 ${ }_{16}$ )
b7 b6 b5 b4 b3 b2 b1 b0


| Bit | Bit name | Function | At reset | R/W |
| :---: | :--- | :--- | :---: | :---: | :---: |
| 0 | STP instruction invalidity select bit | $0:$ RTP instruction is valid. |  |  |
| $1:$ STP instruction is invalid. |  |  |  |  |

Note: Writing to these bits requires the following procedure:

- Write " 5516 " to this register. (The bit status does not change only by this writing.)
- Succeedingly, write " 0 " or " 1 " to each bit.

Also, use the MOVMB (MOVM when $m=1$ ) instruction or STAB (STA when $m=1$ ) instruction.
If an interrupt occurs between writing of " 5516 " and next writing of " 0 " or " 1 ," latter writing may be ignored. When there is a possibility that an interrupt occurs at the above timing, be sure to read this bit's contents after writing of " 0 " or " 1 ," and verify whether " 0 " or " 1 " has correctly been written or not.

Particular function select register 1 (Address 6316)
b7 b6 b5 b4 b3 b2 b1 b0

| Bit | Bit name | Function | At reset | R/W | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | STP-instruction-execution status bit | 0 : Normal operation. <br> 1 : During execution of STP instruction | (Note 1) | RW <br> (Note 2) | 15-6 |
| 1 | WIT-instruction-execution status bit | 0 : Normal operation. <br> 1 : During execution of WIT instruction | (Note 1) | RW (Note 2) |  |
| 2 | Fix this bit to "0." |  | 0 | RW | $\square$ |
| 3 | System clock stop select bit at WIT <br> (Note 3) | 0 : In the wait mode, system clock fsys is active. <br> 1 : In the wait mode, system clock $\mathrm{f}_{\text {sys }}$ is inactive. | 0 | RW | 16-5 |
| 4 | Fix this bit to "0." |  | 0 | RW |  |
| 5 | The value is " 0 " at reading. |  | 0 | - |  |
| 6 | Timer B2 clock source select bit (Valid in event counter mode.) <br> (Note 4) | 0 : External signal input to the TB2ın pin is counted. $1: \mathrm{f}_{32}$ is counted. | 0 | RW | 8-15 |
| 7 | The value is " 0 " at reading. |  | 0 | - |  |

Notes 1: At power-on reset, this bit becomes "0." At hardware reset or software reset, this bit retains the value just before reset.
2: Even when " 1 " is written, the bit status will not change.
3: Setting this bit to " 1 " must be performed just before execution of the WIT instruction. Also, after the wait state is terminated, this bit must be cleared to " 0 " immediately.
4: When using timer B2 in the pulse period/pulse width measurement mode, be sure to clear this bit to " 0 ."

## APPENDIX

## Appendix 2. Control registers

| Particular function select register 2 (Address 6416) |
| :--- |
| Bit |
| 7 to 0 |
|  | | Disables the watchdog timer. |
| :--- |
| When values of "7916" and " 5016 " succeedingly in this order, the watchdog timer will <br> stop its operation. |

Note: After reset, this register can be set only once. Writing to this register requires the following procedure:

- Write values of "7916" and "5016" to this register succeedingly in this order.
- For the above writing, be sure to use the MOVMB (MOVM when $m=1$ ) instruction or the STAB (STA when $m=1$ ).

Note that the following: if an interrupt occurs between writing of "7916" and next writing of " $50_{16}$," the watchdog timer does not stop its operation.
If any of the following has been performed after reset, writing to this register will be disabled from that time:

- If this register is read out.
- If writing to this register is performed by the procedure other than the above procedure.

Debug control register 0 (Address 6616)


| Bit | Bit name | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Detect condition select bits (Note 1) | 000 : Do not select. <br> 001 : Address matching detection 0 <br> 010 : Address matching detection 1 <br> 011 : Address matching detection 2 <br> 100 : Do not select. <br> 101 : Out-of-address-area detection <br> 110: <br> 111: <br> Do not select. | (Note 2) | RW |
| 1 |  |  | (Note 2) | RW |
| 2 |  |  | (Note 2) | RW |
| 3 | Fix these bits to " 00. " |  | (Note 2) | RW |
| 4 |  |  | (Note 2) | RW |
| 5 | Detect enable bit | 0 : Detection disabled. <br> 1 : Detection enabled. | (Note 2) | RW |
| 6 | Fix this bit to "0." |  | (Note 2) | RW |
| 7 | The value is " 1 " at reading. |  | 1 | - |

Notes 1: These bits are valid when the detect enable bit (bit 5) = "1." Therefore, these bits must be set before or simultaneously with setting of the detect enable bit to " 1 ."
2: At power-on reset, each bit becomes " 0 "; at hardware reset or software reset, each bit retains the value immediately before reset.

Debug control register 1 (Address 6716)


| Bit | Bit name | Function | At reset | R/W | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Fix this bit to "0." |  | (Note 1) | RW | 17-4 |
| 1 | The value is " 0 " at reading. |  | (Note 1) | RO |  |
| 2 | Address compare register access enable bit (Note 2) | 0 : Disabled. <br> 1 : Enabled. | 0 | RW |  |
| 3 | Fix this bit to " 1 " when using the debug function. |  | 0 | RW |  |
| 4 | Nothing is assigned. |  | Undefined | - |  |
| 5 | While a debugger is not used, the value is " 0 " at reading. While a debugger is used, the value is " 1 " at reading. |  | 0 | RO |  |
| 6 | Address-matching-detection 2 decision bit (Valid when the address matching detection 2 is selected.) | 0 : Matches with the contents of the address compare register 0. <br> 1 : Matches with the contents of the address compare register 1. | 0 | RO |  |
| 7 | The value is " 0 " at reading. |  | 0 | - |  |

Notes 1: At power-on reset, each bit becomes " 0 "; at hardware reset or software reset, each bit retains the value immediately before reset.
2: Be sure to set this bit to " 1 " immediately before the access to the address compare registers 0 and 1 (addresses 6816 to $6 D_{16}$ ). Then, be sure to clear this bit to " 0 " immediately after this access.

## APPENDIX

## Appendix 2. Control registers

Address compare register 0 (Addresses $6 \mathrm{~A}_{16}$ to 6816) Address compare register 1 (Addresses 6D ${ }_{16}$ to 6B16)


| Bit | Function | At reset | R/W |
| :---: | :---: | :---: | :---: |
| 23 to 0 | The address to be detected (in other words, the start address of instructions) is set here. | Undefined | RW |

Note: When accessing these registers, be sure to set the address compare register access enable bit (bit 2 at address 6716 ) to " 1 " immediately before this access. Then, be sure to clear this bit to " 0 " immediately after this access.
$\overline{\mathrm{NT}}{ }^{1}, \overline{\mathrm{NT}_{1}}, \overline{\mathrm{NT}}_{2}$ interrupt control registers (Addresses $7 \mathrm{D}_{16}, 7 \mathrm{E}_{16}, 7 \mathrm{~F}_{16}$ )
$\overline{\mathrm{NT}_{3},}, \mathrm{NT}_{4}$ interrupt control registers (Addresses $6 \mathrm{E}_{16}, 6 \mathrm{~F}_{16}$ )
$\overline{\mathrm{NT}_{5},} \overline{\mathrm{~N} T_{6}}, \mathbb{N N T}_{7}$ interrupt control registers (Addresses $\mathrm{FD}_{16}, \mathrm{FE}_{16}, \mathrm{FF}_{16}$ )


| Bit | Bit name | Function | At reset | R/W | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Interrupt priority level select bits | b2 b1b0 <br> 000 : Level 0 (Interrupt disabled) <br> 001 : Level 1 <br> 010 : Level 2 <br> 011 : Level 3 <br> 100 : Level 4 <br> 101 : Level 5 <br> 110 : Level 6 <br> 111 : Level 7 | 0 | RW | 6-7 |
| 1 |  |  | 0 | RW |  |
| 2 |  |  | 0 | RW |  |
| 3 | Interrupt request bit (Note 1) | 0 : No interrupt requested <br> 1 : Interrupt requested | 0 | RW (Note 2) |  |
| 4 | Polarity select bit | 0 : The interrupt request bit is set to " 1 " at " H " level when level sense is selected; this bit is set to " 1 " at falling edge when edge sense is selected. <br> 1 : The interrupt request bit is set to " 1 " at " L " level when level sense is selected; this bit is set to " 1 " at rising edge when edge sense is selected. | 0 | RW | 6-17 |
| 5 | Level sense/Edge sense select bit | 0 : Edge sense <br> 1 : Level sense | 0 | RW |  |
| 7, 6 | Nothing is assigned. |  | Undefined | - |  |

Notes 1: The interrupt request bits of $\overline{\mathrm{INT}}_{0}$ to $\overline{\mathrm{NT}_{7}}$ interrupts are invalid when the level sense is selected.
2: When writing to this bit, use the MOVM (MOVMB) or STA (STAB, STAD) instruction.

A-D conversion, UART0 and 1 transmit, UART0 and 1 receive, timers A0 to A4, timers
B 0 to B 2 interrupt control registers (Addresses $70_{16}$ to $7 \mathrm{C}_{16}$ )
UART2 transmit, UART2 receive interrupt control registers (Addresses F1 ${ }_{16}$, $\mathrm{F} 2{ }_{16}$ )
Timers A5 to A9 interrupt control registers (Addresses F516 to F916)


| Bit | Bit name | Function | At reset | R/W | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Interrupt priority level select bits | b2 b1 b0 <br> 000 : Level 0 (Interrupt disabled) <br> 001 : Level 1 <br> 010 : Level 2 <br> 011 : Level 3 <br> 100 : Level 4 <br> 101 : Level 5 <br> 110 : Level 6 <br> 111 : Level 7 | 0 | RW | 6-7 |
| 1 |  |  | 0 | RW | 7-8m Ai |
|  |  |  |  |  | Timer Bi |
| 2 |  |  | 0 | RW |  |
|  |  |  |  |  | UART1 |
| 3 | Interrupt request bit | 0 : No interrupt requested <br> 1 : Interrupt requested | (Note 1) | RW (Note 2 | 11-16 |
| 7 to 4 | Nothing is assigned. |  | Undefined | - | A-D ${ }_{\text {A }} 12-14$ |

Notes 1: The A-D conversion interrupt request bit is undefined after reset.
2: When writing to this bit, use the MOVM (MOVMB) or STA (STAB, STAD) instruction.

## APPENDIX

Appendix 2. Control registers

External interrupt input read register (Address 9516)


| Bit | Bit name | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | INTo read out bit | The input level at the corresponding pin is read out. <br> 0 : "L" level <br> 1 : "H" level | Undefined | RO |
| 1 | $\overline{\mathrm{INT}_{1}}$ read out bit |  | Undefined | RO |
| 2 | $\overline{\mathrm{NT}_{2}}$ read out bit |  | Undefined | RO |
| 3 | $\overline{\mathrm{INT}_{3}}$ read out bit |  | Undefined | RO |
| 4 | $\overline{\mathrm{INT}_{4}}$ read out bit |  | Undefined | RO |
| 5 | $\overline{\mathrm{INT}}$ 5 read out bit |  | Undefined | RO |
| 6 | $\overline{\mathrm{INT}}{ }_{6}$ read out bit |  | Undefined | RO |
| 7 | $\overline{\mathrm{INT}_{7}}$ read out bit |  | Undefined | RO |

D-A control register (Address 9616)


| Bit | Bit name | Function | At reset | R/W |
| :---: | :--- | :--- | :---: | :---: |
| 0 | D-A Reference |  |  |  |
| 1 | D-Atput enable bit | 0: Output is disabled. <br> $1:$ Output is enabled. (Notes 1, 2) | 0 | RW |
| $13-3$ |  |  |  |  |
| 7 to 2 | Nothing is assigned. | 0: Output is disabled. <br> $1:$ Output is enabled. (Notes 1, 2) | 0 | RW |

Notes 1: Pin DAi is multiplexed with an analog input pin or serial input/output pin. When a D-Ai output enable bit = "1" (in other words, output is enabled.), however, the corresponding pin cannot function as any other multiplexed input/output pin (including a programmable l/O port pin).
2: When not using the D-A converter, be sure to clear this bit to " 0 ."

D-A register i ( $\mathrm{i}=0$ and 1) (Addresses $98{ }_{16}$ and 9916)


| Bit | Function | At reset | R/W |
| :---: | :--- | :---: | :---: |
| 7 to 0 | Any value in the range from $00_{16}$ through $\mathrm{FF}_{16}$ can be set (Note), and this <br> value will be D-A converted and will be output. | 0 | RW |

Note: When not using the D-A converter, be sure to clear the contents of these bits to "0016."

Flash memory control register (Address 9E ${ }_{16}$ )


| Bit | Bit name | Function | At reset | R/W | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | RY/ $\overline{B Y}$ status bit | 0 : BUSY (Automatic programming or erase operation is active.) <br> 1 : READY (Automatic programming or erase operation has been completed.) | 1 | RO | $\begin{aligned} & 19-10 \\ & 19-11 \end{aligned}$ |
| 1 | CPU reprogramming mode select bit | 0 : Flash memory CPU reprogramming mode is invalid. <br> 1 : Flash memory CPU reprogramming mode is valid. | 0 | RW (Notes 1, 2) |  |
| 2 | The value is " 0 " at reading. |  | 0 | - |  |
| 3 | Flash memory reset bit (Note 3) | Writing " 1 " into this bit discontinues the access to the internal flash memory. This causes the built-in flash memory circuit being reset. | 0 | $\underset{\text { RW }}{\text { Note 4) }}$ |  |
| 4 | The value is " 0 " at reading. |  | 0 | - |  |
| 5 | User ROM area select bit (Valid in boot mode) <br> (Note 5) | 0 : Access to boot ROM area <br> 1 : Access to user ROM area | 0 | $\begin{gathered} \text { RW } \\ \text { (Note 2) } \end{gathered}$ |  |
| 7, 6 | The value is " 0 " at reading. |  | 0 | - |  |

Notes 1: In order to set this bit to " 1 ," write " 0 " followed with " 1 " successively; while in order to clear this bit " 0 ," write " 0 ."
2: Writing to this bit must be performed in an area other than the internal flash memory.
3: This bit is valid when the CPU reprogramming mode select bit (bit 1 ) $=$ " 1 ": on the other hand, when the CPU reprogramming mode select bit $=$ " 0 ," be sure to fix this bit to " 0 ." Rewriting of this bit must be performed with the CPU reprogramming mode select bit $=$ "1."
4: After writing of " 1 " to this bit, be sure to confirm the RY/BY status bit (bit 0 ) becomes " 1 "; and then, write " 0 " to this bit.
5: When MD1 = Vss level, this bit is invalid. (It may be either " 0 " or "1.")

## APPENDIX

## Appendix 2. Control registers

Pulse output control register (Address $\mathrm{AO}_{16}$ )


| Bit | Bit name | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Waveform output select bits (Note) | See Table 9.3.1. | 0 | RW |
| 1 |  |  | 0 | RW |
| 2 |  |  | 0 | RW |
| 3 | Pulse output mode select bit | 0 : Pulse mode 0 <br> 1 : Pulse mode 1 | 0 | RW |
| 4 | Pulse width modulation timer select bits | See Table 9.3.2. | 0 | RW |
| 5 |  |  | 0 | RW |
| 6 | Waveform output control bit 0 | When pulse mode 0 is selected, <br> 0: RTP3 ${ }^{2}$ to RTP3 $_{3}$ : pulse outputs are disabled. <br> 1: $R T P 3$ o to $\mathrm{RTP}_{3}$ : pulse outputs are enabled. <br> When pulse mode 1 is selected, <br> 0: RTP32, RTP33: pulse outputs are disabled. <br> 1: RTP32, RTP33: pulse outputs are enabled. | 0 | RW |
| 7 | Waveform output control bit 1 | When pulse mode 0 is selected, <br> 0 : RTP2 ${ }^{2}$ to RTP2 ${ }_{3}$ : pulse outputs are disabled. <br> 1 : RTP2 ${ }_{0}$ to RTP2 $2_{3}$ : pulse outputs are enabled. <br> When pulse mode 1 is selected, <br> 0 : RTP2 ${ }_{0}$ to RTP2 ${ }_{3}$, RTP3o, RTP31: pulse outputs are disabled. <br> 1 : RTP2 ${ }_{0}$ to RTP2 $_{3}$, RTP30, $^{\text {RTP31: pulse outputs }}$ are enabled. | 0 | RW |

Note: When not using pulse output port 1, be sure to fix these bits to "0002."

| Pulse output data register 0 (Address A216) |  | b 7 b 6 b 5 b 4 b 3 b 2 b 1 b 0 |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | A216) |  |  |
| Bit | Bit name | Function | At reset | R/W |
| 0 | RTP20 pulse output data bit | 0 : "L" level output | 0 | RW |
| 1 | RTP2 ${ }_{1}$ pulse output data bit | tput | 0 | RW |
| 2 | RTP22 pulse output data bit |  | 0 | RW |
| 3 | RTP2 ${ }_{3}$ pulse output data bit |  | 0 | RW |
| 4 | RTP3。 pulse output data bit (Valid in pulse mode 1) (Note) |  | 0 | RW |
| 5 | RTP31 pulse output data bit (Valid in pulse mode 1) (Note) |  | 0 | RW |
| 7, 6 | Pulse output trigger select bits | b7 b6 <br> 00 : Underflow of timer A5 <br> 01 : Falling edge of input signal to pin RTPTRG1 <br> 10 : Rising edge of input signal to pin RTPTRG1 <br> 11 : Both falling and rising edges of input signal to pin RTPtrg 1 | 0 | RW |

Note: This bit is invalid in pulse mode 0 .

Pulse output data register 1 (Address A416)


| Bit | Bit name | Function | At reset | R/W | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Pulse width modulation enable bit 0 | 0 : No pulse width modulation by timer A6 <br> 1 : Pulse width modulation by timer A6 | 0 | RW | 9-20 |
| 1 | Pulse width modulation enable bit 1 | 0 : No pulse width modulation by timer A7 <br> 1 : Pulse width modulation by timer A7 | 0 | RW |  |
| 2 | Pulse width modulation enable bit 2 | 0 : No pulse width modulation by timer A9 <br> 1 : Pulse width modulation by timer A9 | 0 | RW |  |
| 3 | Pulse output polarity select bit | 0 : Positive <br> 1: Negative | 0 | RW |  |
| 4 | RTP3。 pulse output data bit (Valid in pulse mode 0) (Note) | 0 : "L" level output <br> 1 : "H" level output | 0 | RW |  |
| 5 | RTP31 pulse output data bit (Valid in pulse mode 0) (Note) |  | 0 | RW |  |
| 6 | RTP32 pulse output data bit |  | 0 | RW |  |
| 7 | $\mathrm{RTP}_{3}$ pulse output data bit |  | 0 | RW |  |

Note: This bit is invalid in pulse mode 1.

## APPENDIX

## Appendix 2. Control registers

Waveform output mode register (Address A616)

- Three-phase waveform mode

Waveform output mode register (Address A616)


| Bit | Bit name | Function | At reset | R/W | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | Waveform output select bits (Note 1) | b2 b1 b0 <br> 100 : Three-phase waveform mode | 0 | RW | 10-6 |
| 1 |  |  | 0 | RW |  |
| 2 |  |  | 0 | RW |  |
| 3 | Three-phase output polarity set buffer (Valid in three-phase mode 1) (Note 2) | 0 : "H" output <br> 1 : "L" output | 0 | RW |  |
| 4 | Three-phase mode select bit | 0 : Three-phase mode 0 <br> 1 : Three-phase mode 1 | 0 | RW |  |
| 5 | Invalid in the three-phase waveform mode. |  | 0 | RW |  |
| 6 | Dead-time timer trigger select bit <br> (Note 3) | 0 : Both falling and rising edges of one-shot pulse for timers A0 to A2 <br> 1: Only the falling edge of one-shot pulse for timers A0 to A2 | 0 | RW |  |
| 7 | Waveform output control bit | 0 : Waveform output disabled <br> 1 : Waveform output enabled | 0 | RW |  |

$X$ : It may be either " 0 " or " 1 ."
Notes 1: When not using pulse output port 0 and three-phase waveform mode, be sure to fix these bits to "0002."
2: This bit is invalid in three-phase mode 0.
3: When the saw-tooth-wave modulation output is performed, be sure to fix this bit to " 0 ."
4: Writing to any of bits 0 to 6 must be performed while counting for timers A0 to A3 halts.

- Pulse output mode (Pulse output port 0)

Waveform output mode register (Address A616)


| Bit | Bit name | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Waveform output select bits (Note) | See Table 9.2.1. | 0 | RW |
| 1 |  |  | 0 | RW |
| 2 |  |  | 0 | RW |
| 3 | Pulse output mode select bit | 0 : Pulse mode 0 <br> 1 : Pulse mode 1 | 0 | RW |
| 4 | Pulse width modulation timer select bits | See Table 9.2.2. | 0 | RW |
| 5 |  |  | 0 | RW |
| 6 | Waveform output control bit 0 | When pulse mode 0 is selected, <br> 0: RTP1 ${ }_{0}$ to RTP1 $1_{3}$ : pulse outputs are disabled. <br> 1: RTP1o to RTP13: pulse outputs are enabled. <br> When pulse mode 1 is selected, <br> 0: RTP12, RTP13: pulse outputs are disabled. <br> 1: RTP12, RTP13: pulse outputs are enabled. | 0 | RW |
| 7 | Waveform output control bit 1 | When pulse mode 0 is selected, <br> 0 : RTPO 0 to $\mathrm{RTPO}_{3}$ : pulse outputs are disabled. <br> 1 : RTP0 0 to $\mathrm{RTPO}_{3}$ : pulse outputs are enabled. <br> When pulse mode 1 is selected, <br> 0 : RTP0 o to RTP0 ${ }_{3}$, RTP10, RTP1 1 : pulse outputs are disabled. <br> 1 : RTP0 o to RTP0 ${ }_{3}$, RTP1 $_{0}$, RTP1 $_{1}$ : pulse outputs are enabled. | 0 | RW |

Note: When not using pulse output port 0 and three-phase waveform mode, be sure to fix these bits to "0002."

| Dead-time timer (Address A716) |  | b0 |  |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
| Bit | Function | At reset | R/W |
| 7 to 0 | A value in the range from " $00_{16}$ " to " $\mathrm{FF}_{16}$ " can be set. | Undefined | WO |

Note: Use the MOVMB (MOVM when $m=1$ ) or STAB (STA when $m=1$ ) instruction for writing to this register.
Additionally, make sure writing to this register does not overlap with a trigger-occurrence timing of the dead-time timer.

## APPENDIX

## Appendix 2. Control registers

Three-phase output data register 0 (Address A8 ${ }_{16 \text { ) }}$
Three-phase waveform mode
Three-phase output data register 0 (Address A816)



X: It may be either "0" or " 1 ."
Note: This bit is invalid in three-phase mode 1.

## Pulse output port mode (Pluse output port 0)

Three-phase output data register 0 (Address A816)


| Bit | Bit name | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | RTP00 pulse output data bit | 0 : "L" level output <br> 1 : "H" level output | 0 | RW |
| 1 | RTP01 pulse output data bit |  | 0 | RW |
| 2 | RTP02 pulse output data bit |  | 0 | RW |
| 3 | $\mathrm{RTPO}_{3}$ pulse output data bit |  | 0 | RW |
| 4 | RTP1。 pulse output data bit (Valid in pulse mode 1.) (Note) |  | 0 | RW |
| 5 | RTP1 1 pulse output data bit (Valid in pulse mode 1.) (Note) |  | 0 | RW |
| 7, 6 | Pulse output trigger select bits | b7 b6 <br> 00 : Underflow of timer A0 <br> 01 : Falling edge of input signal to pin RTP RTGGo <br> 10 : Rising edge of input signal to pin RTPTRGo <br> 11 : Both falling and rising edges of input signal to pin RTPtrgo | 0 | RW |

Note: This bit is invalid in pulse mode 0.

Three-phase output data register 1 (Address A9 ${ }_{16}$ )

- Three-phase waveform mode

Three-phase output data register 1 (Address A9 ${ }_{16}$ )


| Bit | Bit name | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | W-phase fixed output's polarity set bit <br> (Note 1) | 0 : "H" output fixed <br> 1 : "L" output fixed | 0 | RW |
| 1 | V-phase fixed output's polarity set bit <br> (Note 2) | 0 : "H" output fixed <br> 1 : "L" output fixed | 0 | RW |
| 2 | U-phase fixed output's polarity set bit <br> (Note 3) | 0 : "H" output fixed <br> 1 : "L" output fixed | 0 | RW |
| 3 | Invalid in the three-phase waveform mode. |  | 0 | RW |
| 4 | V-phase output polarity set buffer (in three-phase mode 0) | 0 : "H" output <br> 1 : "L" output | 0 | RW |
|  | Interrupt request interval set bit (in three-phase mode 1) | 0 : Every second time <br> 1: Every forth time |  |  |
| 5 | U-phase output polarity set buffer (in three-phase mode 0) | 0 : "H" output <br> 1: "L" output | 0 | RW |
|  | Interrupt validity output select bit (in three-phase mode 1) | 0 : An interrupt request occurs at each even-numbered underflow of timer A3 <br> 1 : An interrupt request occurs at each odd-numbered underflow of timer A3 |  |  |
| 7,6 | Invalid in the three-phase wavefo | rm mode. | 0 | RW |

$X$ : It may be either " 0 " or " 1 ."
Notes 1: Valid when the W-phase output fix bit (bit 0 at address $A 816$ ) $=$ " 1 ." Be sure not to change the value during output of a fixed value.
2: Valid when the V-phase output fix bit (bit 1 at address $A 816$ ) $=$ " 1 ." Be sure not to change the value during output of a fixed value.
3: Valid when the U-phase output fix bit (bit 2 at address A816) = "1." Be sure not to change the value during output of a fixed value.

## ■ Pulse output port mode (Pulse output port 0)

Three-phase output data register 1 (Address A9 ${ }_{16}$ )


| Bit | Bit name | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Pulse width modulation enable bit 0 | 0 : No pulse width modulation by timer A1 <br> 1 : Pulse width modulation by timer A1 | 0 | RW |
| 1 | Pulse width modulation enable bit 1 | 0 : No pulse width modulation by timer A2 <br> 1 : Pulse width modulation by timer A2 | 0 | RW |
| 2 | Pulse width modulation enable bit 2 | 0 : No pulse width modulation by timer A4 <br> 1 : Pulse width modulation by timer A4 | 0 | RW |
| 3 | Pulse output polarity select bit | 0 : Positive <br> 1: Negative | 0 | RW |
| 4 | RTP1。 pulse output data bit (Valid in pulse mode 0) (Note) | 0 : "L" level output <br> 1 : "H" level output | 0 | RW |
| 5 | RTP1, pulse output data bit (Valid in pulse mode 0) (Note) |  | 0 | RW |
| 6 | RTP12 pulse output data bit |  | 0 | RW |
| 7 | RTP13 pulse output data bit |  | 0 | RW |

Note: This bit is invalid in pulse mode 1.

## APPENDIX

## Appendix 2. Control registers



Note: This register is valid only in the three-phase mode.

| Serial I/O pin control register (Address $\mathrm{AC}_{16}$ ) |  |  | b 7 b 6 b 5 b 4 b 3 b 2 b 1 b 0 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |
| Bit | Bit name | Function |  | At reset | R/W | eference |
| 0 | $\overline{\mathrm{CTS}} / \overline{\mathrm{RTS}}$ separate select bit (Note) | $0: \overline{\mathrm{CTS}} / \overline{\mathrm{RTS}} 0$ are used together. <br> $1: \overline{\mathrm{CTS}} / / \mathrm{RTS}_{0}$ are separated. |  | 0 | RW | $\begin{aligned} & 11-17 \\ & 11-18 \end{aligned}$ |
| 1 | $\overline{\mathrm{CTS}} 1 / \overline{\mathrm{RTS}_{1}}$ separate select bit (Note) | $0: \overline{\mathrm{CTS}} / \overline{\mathrm{RTS}_{1}}$ are used together. <br> $1: \overline{\mathrm{CTS}_{1}} / \overline{\mathrm{RTS}_{1}}$ are separated. |  | 0 | RW |  |
| 2 | TxDo/P1 ${ }_{3}$ switch bit | 0 : Functions as $\mathrm{TxD}_{0}$. <br> 1 : Functions as $\mathrm{P}_{1}$. |  | 0 | RW |  |
| 3 | TxD1/P17 ${ }^{\text {switch bit }}$ | 0 : Functions as TxD1. <br> 1 : Functions as P 17. |  | 0 | RW |  |
| 4 | $\overline{\mathrm{CTS}} / \overline{\mathrm{RTS}} 2$ separate select bit (Note) | $0: \mathrm{CTS}_{2} / \mathrm{RTS}_{2}$ are used together. <br> $1: \mathrm{CTS}_{2} / \overline{\mathrm{RTS}_{2}}$ are separated. |  | 0 | RW |  |
| 5 | TxD2/P83 switch bit | 0 : Functions as TxD2. <br> 1 : Functions as P 8 з. |  | 0 | RW |  |
| 7, 6 | The value is " 00 " at reading. |  |  | 0 | - |  |

Note: Valid when the CTS/RTS enable bit (bit 4 at addresses $34_{16}, 3 \mathrm{C}_{16}$, and $\mathrm{B} 4{ }_{16}$ ) is " 0 ."

Port P2 pin function control register (Address $\mathrm{AE}_{16}$ )


| Bit | Bit name | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Pin TB01n select bit | 0 : Allocate pin $\mathrm{TB} 0_{1 \text { in }}$ to $\mathrm{P}_{5}$. <br> 1 : Allocate pin TB0in to P24. | 0 | RW |
| 1 | Pin TB1ın select bit | 0 : Allocate pin TB1in to P 56 . <br> 1 : Allocate pin TB1in to $\mathrm{P}_{25}$. | 0 | RW |
| 2 | Pin TB2ın select bit | 0 : Allocate pin TB2ın to P57. <br> 1 : Allocate pin TB2in to $\mathrm{P} 2^{2}$. | 0 | RW |
| 6 to 3 | Nothing is assigned. |  | Undefined | - |
| 7 | Fix this bit to "0." |  | 0 | RW |

## APPENDIX

## Appendix 2. Control registers

Clock control register 0 (Address $\mathrm{BC}_{16}$ )



Notes 1: Clear this bit to "0" if the PLL frequency multiplier needs not to be active.
In the stop and flash memory parallel I/O modes, the PLL frequency multiplier is inactive and pin Vcont is invalid regardless of the contents of this bit.
2: Rewriting of these bits must be performed simultaneously with clearance of the system clock select bit (bit 5) to "0."
Then, set bit 5 to " 1 " 2 ms after the rewriting of these bits. (After reset, these bits are allowed to be changed only once.)
3: Clearance of the PLL circuit operation enable bit (bit 1) to " 0 " clears the system clock select bit to " 0 ." Also, while the PLL circuit operation enable bit = " 0 ," nothing can be written to the system clock select bit. (Fixed to be " 0. .") Before setting of the system clock select bit to " 1 " after reset, it is necessary to insert an interval of 2 ms after the stabilization of $f(X i n)$.

Timer A01 register (Addresses D1 ${ }_{16,}$ D0 ${ }_{16}$ )
Timer A11 register (Addresses D3 ${ }_{16}$, D2 ${ }_{16}$ )
Timer A2 ${ }_{1}$ register (Addresses D516, D416)


| Bit | Function | At reset | R/W |
| :---: | :---: | :---: | :---: |
| 15 to 0 | Any value in the range from $000{ }_{16}$ to $\mathrm{FFFF}_{16}$ can be set. <br> Assuming that the set value $=\mathrm{n}$, the " H " level width of the one-shot pulse is expressed <br> as follows: $\mathrm{n} / \mathrm{f}$. | Undefined | WO |

f: Frequency of a count source
Notes 1: Use the MOVM or STA (STAD) instruction for writing to this register. Additionally, make sure writing to this register must be performed in a unit of 16 bits.
2: This register is valid only in three-phase mode 1 of the three-phase waveform mode.

## APPENDIX

## Appendix 2. Control registers

Comparator function select register 0 (Address $\mathrm{DC}_{16}$ )


| Bit | Bit name | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | ANo pin comparator function select bit | 0 : The comparator function is not selected. 1 : The comparator function is selected. | 0 | RW |
| 1 | AN ${ }_{1}$ pin comparator function select bit |  | 0 | RW |
| 2 | $\mathrm{AN}_{2}$ pin comparator function select bit |  | 0 | RW |
| 3 | $\mathrm{AN}_{3}$ pin comparator function select bit |  | 0 | RW |
| 4 | $\mathrm{AN}_{4}$ pin comparator function select bit |  | 0 | RW |
| 5 | AN5 pin comparator function select bit |  | 0 | RW |
| 6 | AN ${ }_{6}$ pin comparator function select bit |  | 0 | RW |
| 7 | AN7 pin comparator function select bit |  | 0 | RW |

Note: Writing to comparator function select register 0 must be performed while the A-D converter halts.

Comparator function select register 1 (Address $\mathrm{DD}_{16}$ )


| Bit | Bit name | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | AN8 pin comparator function select bit | 0 : The comparator function is not selected. <br> 1 : The comparator function is selected. | 0 | RW |
| 1 | AN9 pin comparator function select bit |  | 0 | RW |
| 2 | AN ${ }_{10}$ pin comparator function select bit |  | 0 | RW |
| 3 | AN ${ }_{11}$ pin comparator function select bit |  | 0 | RW |
| 7 to 4 | Fix these bits to "0000." |  | 0 | RW |

Note: Writing to comparator function select register 1 must be performed while the A-D converter halts.


| Bit | Bit name | Function | At reset | R/W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | ANo pin comparator result bit | 0 : The set value $>$ The input level at pin AN <br> 1 : The set value < The input level at pin ANi | 0 | RW |
| 1 | AN ${ }_{1}$ pin comparator result bit |  | 0 | RW |
| 2 | A $N_{2}$ pin comparator result bit |  | 0 | RW |
| 3 | $\mathrm{AN}_{3}$ pin comparator result bit |  | 0 | RW |
| 4 | $\mathrm{AN}_{4}$ pin comparator result bit |  | 0 | RW |
| 5 | AN5 pin comparator result bit |  | 0 | RW |
| 6 | AN $\mathrm{E}_{6}$ pin comparator result bit |  | 0 | RW |
| 7 | $\mathrm{AN}_{7}$ pin comparator result bit |  | 0 | RW |

Note: Writing to comparator result register 0 must be performed while the A-D converter halts.

Comparator result register 1 (Address $\mathrm{DF}_{16}$ )


| Bit | Bit name | Function | At reset | R/W | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | ANs pin comparator result bit | 0 : The set value $>$ The input level at pin $A N_{i}$ <br> 1 : The set value < The input level at pin ANi | 0 | RW | 12-12 |
| 1 | ANo pin comparator result bit |  | 0 | RW |  |
| 2 | AN ${ }_{10}$ pin comparator result bit |  | 0 | RW |  |
| 3 | AN ${ }_{11}$ pin comparator result bit |  | 0 | RW |  |
| 7 to 4 | Fix these bits to "0000." |  | 0 | RW |  |

Note: Writing to comparator result register 1 must be performed while the A-D converter halts.

## APPENDIX

## Appendix 3. Package outline

## Appendix 3. Package outline

64P4B
Plastic 64pin 750mil SDIP

| EIAJ Package Code | JEDEC Code | Weight(g) | Lead Material |
| :---: | :---: | :---: | :---: |
| SDIP64-P-750-1.78 | - | 7.9 | Alloy 42 |



64P6N-A

| EIAJ Package Code | JEDEC Code | Weight(g) | Lead Material |
| :---: | :---: | :---: | :---: |
| QFP64-P-1414-0.80 | - | 1.11 | Alloy 42 |




Plastic 64pin $14 \times 14 \mathrm{~mm}$ body QFP

Recommended Mount Pad

| Symbol | Dimension in Millimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | Min | Nom | Max |
| A | - | - | 3.05 |
| A1 | 0 | 0.1 | 0.2 |
| A2 | - | 2.8 | - |
| b | 0.3 | 0.35 | 0.45 |
| C | 0.13 | 0.15 | 0.2 |
| D | 13.8 | 14.0 | 14.2 |
| E | 13.8 | 14.0 | 14.2 |
| e | - | 0.8 | - |
| HD | 16.5 | 16.8 | 17.1 |
| HE | 16.5 | 16.8 | 17.1 |
| L | 0.4 | 0.6 | 0.8 |
| L1 | - | 1.4 | - |
| X | - | - | 0.2 |
| y | - | - | 0.1 |
| $\theta$ | $0^{\circ}$ | - | $10^{\circ}$ |
| b2 | - | 0.5 | - |
| I2 | 1.3 | - | - |
| MD | - | 14.6 | - |
| ME | - | 14.6 | - |

## Appendix 4. Examples of handling unused pins

When unusing an I/O pin, some handling is necessary for this pin. Examples of handling unused pins are described below.
The following are just examples. In actual use, the user shall modify them according to the user's application and properly evaluate their performance.

Table 1 Example of handling unused pins

| Pin name | Handling example |
| :---: | :---: |
| P1, P2, P5 to P8 | Set these pins to the input mode and connect each pin to Vcc or Vss via a resistor; or set these pins to the output mode and leave them open (Note 1). |
|  | Connect this pin to Vcc via a resistor. <br> Select a falling edge for pins $\overline{\mathrm{INT}_{0}}$ and $\overline{\mathrm{INT}_{4}}$. |
| Xout (Note 2), V ${ }_{\text {cont }}$ (Note 3) | Leave these pins open. |
| AV cc | Connect this pin to Vcc. |
| AV ${ }_{\text {ss, }} \mathrm{V}_{\text {ref }}$ | Connect these pins to Vss. |

Notes 1: When leaving these pins open after they have been set to the output mode, note the following:
these port pins are placed in the input mode from reset until they are switched to the output mode by software. Therefore, voltage levels of these pins are undefined and the power source current may increase while these port pins are placed in the input mode.
Software reliability can be enhanced by setting the contents of the above ports' direction registers periodically. This is because these contents may be changed by noise, a program runaway which occurs owing to noise, etc.
For unused pins, use the shortest possible wiring (within 20 mm from the microcomputer's pins).
2: This applies when a clock externally generated is input to pin Xin.
3: Be sure that the PLL circuit operation enable bit (bit 1 at address $\mathrm{BC}_{16}$ ) $=$ " 0 ."


Fig. 1 Example of handling unused pins

## APPENDIX

Appendix 5. Hexadecimal instruction code table

## Appendix 5. Hexadecimal instruction code table

## INSTRUCTION CODE TABLE 0

|  |  | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 | 1010 | 1011 | 1100 | 1101 | 1110 | 1111 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| 0000 | 0 | $\begin{aligned} & \text { BRK } \\ & \text { IMP } \end{aligned}$ | Table 1 | $\begin{aligned} & \text { LDX } \\ & \text { DIR } \end{aligned}$ | $\underset{\mathrm{A}}{\mathrm{ASL}}$ | $\begin{aligned} & \text { SEC } \\ & \text { IMP } \end{aligned}$ | $\begin{aligned} & \text { SEI } \\ & \text { IMP } \end{aligned}$ |  | $\begin{aligned} & \text { LDX } \\ & \text { ABS } \end{aligned}$ | $\stackrel{\text { LDAB }}{\mathrm{A},(\mathrm{DIR}), \mathrm{Y}}$ | $\begin{array}{\|c\|} \hline \mathrm{LDAB} \\ \mathrm{~A}, \mathrm{~L}(\mathrm{DIR}), \mathrm{Y} \end{array}$ | $\begin{aligned} & \text { LDAB } \\ & \text { A,DIR } \end{aligned}$ | $\begin{aligned} & \text { LDAB } \\ & \text { A,DIR,X } \end{aligned}$ | LDAB <br> A,ABL | $\stackrel{\text { LDAB }}{\mathrm{A}, \mathrm{ABL}, \mathrm{X}}$ | $\begin{aligned} & \text { LDAB } \\ & \mathrm{A}, \mathrm{ABS} \end{aligned}$ | $\begin{gathered} \text { LDAB } \\ \mathrm{A}, \mathrm{ABS}, \mathrm{X} \end{gathered}$ |
| 0001 | 1 | BPL REL | Table 2 | $\begin{aligned} & \text { LDY } \\ & \text { DIR } \end{aligned}$ | $\underset{\mathrm{A}}{\mathrm{ROL}}$ | $\begin{aligned} & \text { CLC } \\ & \text { IMP } \end{aligned}$ | $\begin{aligned} & \text { CLI } \\ & \text { IMP } \end{aligned}$ | $\begin{gathered} \hline \text { LDA } \\ \text { A,IMM } \end{gathered}$ | $\begin{aligned} & \text { LDY } \\ & \text { ABS } \end{aligned}$ | $\begin{gathered} \text { LDA } \\ \text { A,(DIR), } \mathrm{Y} \end{gathered}$ | $\begin{array}{\|c\|} \hline \mathrm{LDA} \\ \mathrm{~A}, \mathrm{~L}(\mathrm{DIR}), \mathrm{Y} \end{array}$ | $\begin{gathered} \hline \text { LDA } \\ \text { A,DIR } \end{gathered}$ | $\begin{gathered} \text { LDA } \\ \mathrm{A}, \mathrm{DIR}, \mathrm{X} \end{gathered}$ | $\begin{gathered} \hline \text { LDA } \\ \mathrm{A}, \mathrm{ABL} \end{gathered}$ | $\begin{gathered} \text { LDA } \\ \mathrm{A}, \mathrm{ABL}, \mathrm{X} \end{gathered}$ | $\begin{gathered} \text { LDA } \\ \mathrm{A}, \mathrm{ABS} \end{gathered}$ | $\begin{gathered} \text { LDA } \\ \mathrm{A}, \mathrm{ABS}, \mathrm{X} \end{gathered}$ |
| 0010 | 2 | BRA REL | Table 3 | $\begin{aligned} & \hline \text { CPX } \\ & \text { DIR } \end{aligned}$ | ANDB <br> A,IMM | $\begin{gathered} \mathrm{NEG} \\ \mathrm{~A} \end{gathered}$ | $\begin{aligned} & \text { SEM } \\ & \text { IMP } \end{aligned}$ | $\begin{aligned} & \text { ADD } \\ & \text { A,IMM } \end{aligned}$ | $\begin{aligned} & \text { LDXB } \\ & \text { IMM } \end{aligned}$ | LDAB <br> A,IMM | ADDB <br> A, IMM | $\begin{aligned} & \hline \text { ADD } \\ & \text { A,DIR } \end{aligned}$ | $\begin{gathered} \mathrm{ADD} \\ \mathrm{~A}, \mathrm{DIR}, \mathrm{X} \end{gathered}$ | LDAD <br> E,IMM | $\begin{aligned} & \text { ADDD } \\ & \text { E,IMM } \end{aligned}$ | $\begin{aligned} & \text { ADD } \\ & \text { A,ABS } \end{aligned}$ | $\begin{gathered} \text { ADD } \\ \text { A,ABS, } X \end{gathered}$ |
| 0011 | 3 | $\begin{aligned} & \text { BMI } \\ & \text { REL } \end{aligned}$ | Table 4 | $\begin{aligned} & \hline \text { CPY } \\ & \text { DIR } \end{aligned}$ | $\begin{aligned} & \hline \text { EORB } \\ & \text { A,IMM } \end{aligned}$ | $\underset{\mathrm{A}}{\mathrm{EXTZ}}$ | $\underset{A}{\text { EXTS }}$ | $\begin{aligned} & \text { SUB } \\ & \text { A,IMM } \end{aligned}$ | LDYB IMM | CMPB <br> A,IMM | SUBB <br> A,IMM | $\begin{gathered} \text { SUB } \\ \text { A,DIR } \end{gathered}$ | $\begin{gathered} \text { SUB } \\ \text { A,DIR, } \end{gathered}$ | CMPD <br> E,IMM | SUBD <br> E,IMM | $\begin{aligned} & \text { SUB } \\ & \text { A,ABS } \end{aligned}$ | $\begin{gathered} \text { SUB } \\ \mathrm{A}, \mathrm{ABS}, \mathrm{X} \end{gathered}$ |
| 0100 | 4 | BGTU REL | Table 5 | $\begin{array}{c\|} \hline \text { BBSB } \\ \text { DIR,b,REL } \end{array}$ | $\underset{\text { A }}{\text { LSR }}$ | $\underset{\mathrm{A}}{\mathrm{CLRB}}$ | $\begin{aligned} & \text { CLM } \\ & \text { IMP } \end{aligned}$ | $\begin{aligned} & \text { CMP } \\ & \text { A,IMM } \end{aligned}$ | $\begin{array}{\|c\|} \hline \mathrm{BBSB} \\ \mathrm{ABS}, \mathrm{~b}, \mathrm{REL} \end{array}$ | MOVMB DIR/DIR |  | $\begin{aligned} & \text { CMP } \\ & \text { A,DIR } \end{aligned}$ | $\begin{gathered} \mathrm{CMP} \\ \mathrm{~A}, \mathrm{DIR}, \mathrm{X} \end{gathered}$ | MOVMB DIR/ABS | MOVMB DIR/ABS, X | $\begin{gathered} \text { CMP } \\ \mathrm{A}, \mathrm{ABS} \end{gathered}$ | $\begin{gathered} \mathrm{CMP} \\ \mathrm{~A}, \mathrm{ABS}, \mathrm{X} \end{gathered}$ |
| 0101 | 5 | BVC <br> REL | Table 6 | $\begin{gathered} \hline \text { BBCB } \\ \text { DIR,b,REL } \end{gathered}$ | $\underset{\mathrm{A}}{\mathrm{ROR}}$ | $\underset{\mathrm{A}}{\mathrm{CLR}}$ | $\begin{aligned} & \text { XAB } \\ & \text { IMP } \end{aligned}$ | $\begin{aligned} & \text { ORA } \\ & \text { A,IMM } \end{aligned}$ | $\begin{array}{c\|} \hline \mathrm{BBCB} \\ \mathrm{ABS}, \mathrm{~b}, \mathrm{REL} \end{array}$ | MOVM DIR/DIR |  | $\begin{aligned} & \hline \text { ORA } \\ & \text { A,DIR } \end{aligned}$ | $\begin{aligned} & \text { ORA } \\ & \text { A,DIR, } \end{aligned}$ | MOVM DIR/ABS | $\begin{array}{\|c\|} \hline \text { MOVM } \\ \text { DIR/ABS }, \mathrm{X} \end{array}$ | $\begin{aligned} & \text { ORA } \\ & \text { A,ABS } \end{aligned}$ | $\begin{gathered} \text { ORA } \\ \text { A,ABS, } X \end{gathered}$ |
| 0110 | 6 | $\begin{gathered} \text { BLEU } \\ \text { REL } \end{gathered}$ | Table 7 | CBEQB DIR/MM,REL | $\begin{aligned} & \text { ORAB } \\ & \text { A,IMM } \end{aligned}$ | $\begin{gathered} \text { ASR } \\ \text { A } \end{gathered}$ | $\begin{aligned} & \text { CLV } \\ & \text { IMP } \end{aligned}$ | $\begin{aligned} & \text { AND } \\ & \text { A.IMM } \end{aligned}$ | $\begin{aligned} & \text { PUL } \\ & \text { STK } \end{aligned}$ | MOVMB <br> ABS/DIR | $\begin{gathered} \text { MOVMB } \\ \text { ABS/DIR,X } \end{gathered}$ | $\begin{aligned} & \hline \text { AND } \\ & \text { A,DIR } \end{aligned}$ | $\begin{gathered} \text { AND } \\ \text { A,DIR,X } \end{gathered}$ | MOVMB ABS/ABS |  | $\begin{aligned} & \text { AND } \\ & \text { A,ABS } \end{aligned}$ | $\begin{gathered} \text { AND } \\ \text { A,ABS, } \mathrm{X} \end{gathered}$ |
| 0111 | 7 | $\begin{aligned} & \text { BVS } \\ & \text { REL } \end{aligned}$ | Table 8 | $\begin{array}{\|c\|} \hline \text { CBNEB } \\ \text { DIR/MMM,REL } \\ \hline \end{array}$ |  | NOP IMP |  | $\begin{aligned} & \text { EOR } \\ & \text { A,IMM } \end{aligned}$ | $\begin{gathered} \text { PLDN } / \text { RTD } \\ \text { /RTSD } \\ \text { STK } \\ \hline \end{gathered}$ | MOVM ABS/DIR | $\begin{gathered} \text { MOVM } \\ \text { ABS/DIR, } x \end{gathered}$ | $\begin{aligned} & \text { EOR } \\ & \text { A,DIR } \end{aligned}$ | $\begin{gathered} \text { EOR } \\ \text { A,DIR, } \end{gathered}$ | MOVM ABS/ABS |  | $\begin{gathered} \text { EOR } \\ \text { A,ABS } \end{gathered}$ | $\begin{gathered} \text { EOR } \\ \text { A,ABS, } X \end{gathered}$ |
| 1000 | 8 | BGT REL | Table 9 | $\begin{aligned} & \text { INC } \\ & \text { DIR } \end{aligned}$ | $\begin{aligned} & \text { PHD } \\ & \text { STK } \end{aligned}$ | $\begin{aligned} & \text { RTS } \\ & \text { IMP } \end{aligned}$ | $\begin{aligned} & \hline \text { PHA } \\ & \text { STK } \end{aligned}$ | MOVM DIR/MM | $\begin{aligned} & \hline \text { INC } \\ & \text { ABS } \end{aligned}$ | $\underset{\mathrm{E},(\mathrm{DIR}), \mathrm{Y}}{\mathrm{LDAD}}$ | $\begin{array}{\|c\|} \hline \text { LDAD } \\ \mathrm{E}, \mathrm{~L}(\mathrm{DIR}), \mathrm{Y} \end{array}$ | $\begin{aligned} & \text { LDAD } \\ & \text { E,DIR } \end{aligned}$ | $\begin{aligned} & \text { LDAD } \\ & \text { E,DIR,X } \end{aligned}$ | LDAD E,ABL | $\begin{aligned} & \operatorname{LDAD}_{\mathrm{E}, \mathrm{ABL}, \mathrm{X}} \end{aligned}$ | $\begin{aligned} & \text { LDAD } \\ & \mathrm{E}, \mathrm{ABS} \end{aligned}$ | $\stackrel{\operatorname{LDAD}}{\mathrm{E}, \mathrm{ABS}, \mathrm{X}}$ |
| 1001 | 9 | $\begin{aligned} & \hline \mathrm{BCC} \\ & \mathrm{REL} \end{aligned}$ | Table 10 | $\begin{aligned} & \hline \text { DEC } \\ & \text { DIR } \end{aligned}$ | $\begin{aligned} & \text { PLD } \\ & \text { STK } \end{aligned}$ | $\begin{aligned} & \text { RTL } \\ & \text { IMP } \end{aligned}$ | $\begin{aligned} & \hline \text { PLA } \\ & \text { STK } \end{aligned}$ | MOVM ABS/IMM | $\begin{aligned} & \text { DEC } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { CLP } \\ & \text { IMM } \end{aligned}$ | SEP <br> IMM | $\begin{aligned} & \hline \text { ADDD } \\ & \text { E,DIR } \end{aligned}$ | $\begin{aligned} & \text { ADDD } \\ & \text { E,DIR,X } \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { JSR } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \hline \text { ADDD } \\ & \mathrm{E}, \mathrm{ABS} \end{aligned}$ | ADDD E,ABS,X |
| 1010 | A | BLE REL | Table 11 | CBEQB A/IMM,REL | $\begin{gathered} \text { INC } \\ \mathrm{A} \end{gathered}$ | $\begin{aligned} & \text { TXA } \\ & \text { IMP } \end{aligned}$ | $\begin{aligned} & \text { PHP } \\ & \text { STK } \end{aligned}$ | CBEQ A/MM,REL | BRAL REL | $\begin{aligned} & \text { PSH } \\ & \text { STK } \end{aligned}$ | MOVMB DIR/IMM | $\begin{aligned} & \text { SUBD } \\ & \text { E,DIR } \end{aligned}$ | $\underset{\mathrm{E}, \mathrm{DIR}, \mathrm{X}}{\underset{\mathrm{SUBD}}{ }}$ | JMPL ABL | JSRL ABL | $\begin{aligned} & \text { SUBD } \\ & \mathrm{E}, \mathrm{ABS} \end{aligned}$ | $\begin{gathered} \text { SUBD } \\ \mathrm{E}, \mathrm{ABS}, \mathrm{X} \end{gathered}$ |
| 1011 | B | $\begin{aligned} & \mathrm{BCS} \\ & \mathrm{REL} \end{aligned}$ | Table 12 | CBNEB A/IMM,REL | $\underset{\text { A }}{\text { DEC }}$ | $\begin{aligned} & \text { TYA } \\ & \text { IM } \end{aligned}$ | $\begin{aligned} & \text { PLP } \\ & \text { STK } \end{aligned}$ | CBNE <br> A/IMM,REL |  | $\begin{array}{\|c\|} \hline \text { LDDN } \\ \text { PPDN } \\ \text { PPH } \\ \text { STKIMM } \\ \hline \end{array}$ | MOVMB ABS/IMM | CMPD E,DIR | $\begin{aligned} & \text { CMPD } \\ & \text { E,DIR,X } \end{aligned}$ | $\underset{(\mathrm{ABS}, \mathrm{X})}{\mathrm{JMP}}$ | $\begin{gathered} \text { JSR } \\ (\mathrm{ABS}, \mathrm{X}) \end{gathered}$ | $\begin{aligned} & \text { CMPD } \\ & \text { E,ABS } \end{aligned}$ | $\begin{aligned} & \text { CMPD } \\ & \text { E,ABS,X } \end{aligned}$ |
| 1100 | C | BGE REL | Table 13 | $\begin{gathered} \text { CLRMB } \\ \text { DIR } \end{gathered}$ | $\begin{aligned} & \text { INX } \\ & \text { IMP } \end{aligned}$ | $\begin{aligned} & \text { TAX } \\ & \text { IMP } \end{aligned}$ | $\begin{aligned} & \text { PHX } \\ & \text { STK } \end{aligned}$ | $\begin{aligned} & \text { LDX } \\ & \text { IMM } \end{aligned}$ | $\begin{gathered} \text { CLRMB } \\ \text { ABS } \end{gathered}$ | $\begin{gathered} \text { STAB } \\ \text { A,(DIR),Y } \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { STAB } \\ \mathrm{A}, \mathrm{~L}(\mathrm{DIR}), \mathrm{Y} \end{array}$ | $\begin{aligned} & \text { STAB } \\ & \text { A,DIR } \end{aligned}$ | $\begin{gathered} \text { STAB } \\ \text { A,DIR,X } \end{gathered}$ | STAB A,ABL | STAB <br> A,ABL, X | $\begin{aligned} & \text { STAB } \\ & \text { A,ABS } \end{aligned}$ | $\begin{gathered} \text { STAB } \\ \text { A,ABS, } X \end{gathered}$ |
| 1101 | D | BNE REL | Table 14 | $\begin{gathered} \hline \text { CLRM } \\ \text { DIR } \end{gathered}$ | $\begin{aligned} & \text { INY } \\ & \text { IMP } \end{aligned}$ | $\begin{aligned} & \text { TAY } \\ & \text { IMP } \end{aligned}$ | $\begin{aligned} & \hline \text { PLX } \\ & \text { STK } \end{aligned}$ | $\begin{aligned} & \text { LDY } \\ & \text { IMM } \end{aligned}$ | $\begin{gathered} \text { CLRM } \\ \text { ABS } \end{gathered}$ | $\begin{gathered} \text { STA } \\ \text { A,(DIR), } \mathrm{Y} \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { STA } \\ \mathrm{A}, \mathrm{~L}(\mathrm{DIR}), \mathrm{Y} \end{array}$ | $\begin{gathered} \hline \text { STA } \\ \text { A,DIR } \end{gathered}$ | $\begin{gathered} \text { STA } \\ \text { A,DIR,X } \end{gathered}$ | STA <br> A,ABL | $\begin{gathered} \text { STA } \\ \text { A,ABL, } \mathrm{X} \end{gathered}$ | $\begin{gathered} \hline \text { STA } \\ \mathrm{A}, \mathrm{ABS} \end{gathered}$ | $\begin{gathered} \text { STA } \\ \text { A,ABS, } X \end{gathered}$ |
| 1110 | E | $\begin{aligned} & \hline \text { BLT } \\ & \text { REL } \end{aligned}$ | $\begin{gathered} \mathrm{ABS} \\ \mathrm{~A} \end{gathered}$ | $\begin{aligned} & \hline \text { STX } \\ & \text { DIR } \end{aligned}$ | $\begin{aligned} & \mathrm{DEX} \\ & \mathrm{IMP} \end{aligned}$ | $\begin{aligned} & \text { CLRX } \\ & \text { IMP } \end{aligned}$ | $\overline{\mathrm{PHY}}$ STK | $\begin{aligned} & \hline \text { CPX } \\ & \text { IMM } \end{aligned}$ | $\begin{aligned} & \hline \text { STX } \\ & \text { ABS } \end{aligned}$ | $\begin{gathered} \mathrm{STAD} \\ \mathrm{E},(\mathrm{DIR}), \mathrm{Y} \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { STAD } \\ \mathrm{E}, \mathrm{~L}(\mathrm{DIR}), \mathrm{Y} \end{array}$ | $\begin{aligned} & \hline \text { STAD } \\ & \text { E,DIR } \end{aligned}$ | $\begin{aligned} & \text { STAD } \\ & \text { E,DIR,X } \end{aligned}$ | $\begin{aligned} & \text { STAD } \\ & \text { E,ABL } \end{aligned}$ | STAD E,ABL,X | $\begin{aligned} & \hline \text { STAD } \\ & E, A B S \end{aligned}$ | $\begin{gathered} \text { STAD } \\ \text { E,ABS, } X \end{gathered}$ |
| 1111 | F | $\begin{aligned} & \text { BEQ } \\ & \text { REL } \end{aligned}$ | $\begin{aligned} & \text { RTI } \\ & \text { IMP } \end{aligned}$ | $\begin{aligned} & \text { STY } \\ & \text { DIR } \end{aligned}$ | $\begin{aligned} & \text { DEY } \\ & \text { IMP } \end{aligned}$ | $\begin{aligned} & \text { CLRY } \\ & \text { IMP } \end{aligned}$ | $\begin{aligned} & \text { PLY } \\ & \text { STK } \end{aligned}$ | $\begin{aligned} & \text { CPY } \\ & \text { IMM } \end{aligned}$ | $\begin{aligned} & \text { STY } \\ & \text { ABS } \end{aligned}$ | K |  |  |  |  |  |  | $>$ |

Note: Tables 1 through 14 specifies the contents of the INSTRUCTION CODE TABLE 1 through 14. About the second word's codes, refer to the INSTRUCTION CODE TABLE 1 through 14.

INSTRUCTION CODE TABLE 1 (The first word's code of each instruction is 0116)


INSTRUCTION CODE TABLE 2 (The first word's code of each instruction is 1116)

|  |  | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 | 1010 | 1011 | 1100 | 1101 | 1110 | 1111 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| 0000 | 0 | $\begin{gathered} \text { LDAB } \\ \text { A,(DIR) } \end{gathered}$ | $\begin{gathered} \text { LDAB } \\ \text { A,(DIR, X) } \end{gathered}$ | $\begin{gathered} \text { LDAB } \\ \text { A,L(DIR) } \end{gathered}$ | $\begin{aligned} & \hline \text { LDAB } \\ & \text { A,SR } \end{aligned}$ | $\begin{gathered} \text { LDAB } \\ \mathrm{A},(\mathrm{SR}), \mathrm{Y} \end{gathered}$ |  | $\begin{aligned} & \text { LDAB } \\ & \text { A,ABS,Y } \end{aligned}$ |  |  |  |  |  |  |  |  |  |
| 0001 | 1 | $\begin{gathered} \text { LDA } \\ \text { A,(DIR) } \end{gathered}$ | $\begin{gathered} \text { LDA } \\ \text { A,(DIR, }, \text { X) } \end{gathered}$ | $\begin{gathered} \text { LDA } \\ \text { A,L(DIR) } \end{gathered}$ | $\begin{aligned} & \hline \text { LDA } \\ & \text { A,SR } \end{aligned}$ | $\begin{gathered} \text { LDA } \\ \mathrm{A},(\mathrm{SR}), \mathrm{Y} \end{gathered}$ |  | $\begin{gathered} \hline \text { LDA } \\ \mathrm{A}, \mathrm{ABS}, \mathrm{Y} \end{gathered}$ |  |  |  |  |  |  |  |  |  |
| 0010 | 2 | $\begin{gathered} \text { ADD } \\ \text { A,(DIR) } \end{gathered}$ | $\begin{gathered} \mathrm{ADD} \\ \mathrm{~A},(\mathrm{DIR}, \mathrm{X}) \end{gathered}$ | $\begin{gathered} \mathrm{ADD} \\ \mathrm{~A}, \mathrm{~L}(\mathrm{DIR}) \end{gathered}$ | $\begin{aligned} & \text { ADD } \\ & \text { A,SR } \end{aligned}$ | $\begin{gathered} \mathrm{ADD} \\ \mathrm{~A},(\mathrm{SR}), \mathrm{Y} \end{gathered}$ |  | $\begin{gathered} \mathrm{ADD} \\ \mathrm{~A}, \mathrm{ABS}, \mathrm{Y} \end{gathered}$ |  | $\begin{gathered} \text { ADD } \\ \text { A,(DIR), } \mathrm{Y} \end{gathered}$ | $\begin{gathered} \text { ADD } \\ \text { A, L(DIR) }, \mathrm{Y} \end{gathered}$ |  |  | $\begin{gathered} \mathrm{ADD} \\ \mathrm{~A}, \mathrm{ABL} \end{gathered}$ | $\begin{gathered} \text { ADD } \\ \text { A,ABL, } \end{gathered}$ |  |  |
| 0011 | 3 | $\begin{gathered} \text { SUB } \\ \text { A,(DIR) } \end{gathered}$ | $\begin{gathered} \text { SUB } \\ \text { A,(DIR,X) } \end{gathered}$ | $\begin{gathered} \hline \text { SUB } \\ \text { A,L(DIR) } \end{gathered}$ | $\begin{aligned} & \hline \text { SUB } \\ & \mathrm{A}, \mathrm{SR} \end{aligned}$ | $\begin{gathered} \text { SUB } \\ \text { A,(SR), } \mathrm{Y} \end{gathered}$ |  | $\begin{gathered} \text { SUB } \\ \text { A,ABS,Y } \end{gathered}$ |  | $\begin{gathered} \text { SUB } \\ \mathrm{A},(\mathrm{DIR}), \mathrm{Y} \end{gathered}$ | $\begin{gathered} \text { SUB } \\ \text { A,L(DIR), } \end{gathered}$ |  |  | $\underset{\mathrm{A}, \mathrm{ABL}}{\mathrm{SUB}}$ | $\underset{\mathrm{A}, \mathrm{ABL}, \mathrm{X}}{\mathrm{SUB}}$ |  |  |
| 0100 | 4 | $\begin{gathered} \text { CMP } \\ \mathrm{A},(\mathrm{DIR}) \end{gathered}$ | $\begin{gathered} \mathrm{CMP} \\ \mathrm{~A},(\mathrm{DIR}, \mathrm{X}) \end{gathered}$ | $\begin{gathered} \mathrm{CMP} \\ \mathrm{~A}, \mathrm{~L}(\mathrm{DIR}) \end{gathered}$ | $\begin{aligned} & \text { CMP } \\ & \mathrm{A}, \mathrm{SR} \end{aligned}$ | $\begin{gathered} \mathrm{CMP} \\ \mathrm{~A},(\mathrm{SR}), \mathrm{Y} \end{gathered}$ |  | $\begin{gathered} \mathrm{CMP} \\ \mathrm{~A}, \mathrm{ABS}, \mathrm{Y} \end{gathered}$ |  | $\begin{gathered} \mathrm{CMP} \\ \mathrm{~A},(\mathrm{DIR}), \mathrm{Y} \end{gathered}$ | $\begin{gathered} \text { CMP } \\ \text { A,L(DIR), } \mathrm{Y} \end{gathered}$ |  |  | $\begin{gathered} \text { CMP } \\ \mathrm{A}, \mathrm{ABL} \end{gathered}$ | $\underset{\mathrm{A}, \mathrm{ABL}, \mathrm{X}}{\mathrm{CMP}}$ |  |  |
| 0101 | 5 | $\begin{gathered} \text { ORA } \\ \text { A,(DIR) } \end{gathered}$ | $\begin{gathered} \text { ORA } \\ \text { A,(DIR, } \mathrm{X}) \end{gathered}$ | $\begin{gathered} \text { ORA } \\ \text { A,L(DIR) } \end{gathered}$ | $\begin{aligned} & \text { ORA } \\ & \text { A,SR } \end{aligned}$ | $\begin{gathered} \text { ORA } \\ \mathrm{A},(\mathrm{SR}), \mathrm{Y} \end{gathered}$ |  | $\begin{gathered} \text { ORA } \\ \mathrm{A}, \mathrm{ABS}, \mathrm{Y} \end{gathered}$ |  | $\begin{gathered} \text { ORA } \\ \mathrm{A},(\mathrm{DIR}), \mathrm{Y} \end{gathered}$ | ORA <br> A,L(DIR),Y |  |  | $\begin{aligned} & \text { ORA } \\ & \text { A,ABL } \end{aligned}$ | $\stackrel{\text { ORA }}{\text { A,ABL, X }}$ |  |  |
| 0110 | 6 | $\begin{gathered} \text { AND } \\ \text { A,(DIR) } \end{gathered}$ | $\begin{gathered} \text { AND } \\ \text { A,(DIR, X) } \end{gathered}$ | $\begin{gathered} \text { AND } \\ \text { A,L(DIR) } \end{gathered}$ | $\begin{aligned} & \text { AND } \\ & \text { A,SR } \end{aligned}$ | $\begin{gathered} \text { AND } \\ \mathrm{A},(\mathrm{SR}), \mathrm{Y} \end{gathered}$ |  | $\begin{gathered} \text { AND } \\ \mathrm{A}, \mathrm{ABS}, \mathrm{Y} \end{gathered}$ |  | $\begin{gathered} \text { AND } \\ \text { A,(DIR), } \mathrm{Y} \end{gathered}$ | $\begin{gathered} \text { AND } \\ \text { A,L(DIR), } \mathrm{Y} \end{gathered}$ |  |  | $\begin{gathered} \text { AND } \\ \text { A,ABL } \end{gathered}$ | $\stackrel{\text { AND }}{\mathrm{A}, \mathrm{ABL}, \mathrm{X}}$ |  |  |
| 0111 | 7 | $\begin{gathered} \text { EOR } \\ \text { A,(DIR) } \end{gathered}$ | $\begin{gathered} \mathrm{EOR} \\ \mathrm{~A},(\mathrm{DIR}, \mathrm{X}) \end{gathered}$ | $\begin{gathered} \mathrm{EOR} \\ \mathrm{~A}, \mathrm{~L}(\mathrm{DIR}) \end{gathered}$ | $\begin{aligned} & \text { EOR } \\ & \mathrm{A}, \mathrm{SR} \end{aligned}$ | $\begin{gathered} \mathrm{EOR} \\ \mathrm{~A},(\mathrm{SR}), \mathrm{Y} \end{gathered}$ |  | $\begin{gathered} \mathrm{EOR} \\ \mathrm{~A}, \mathrm{ABS}, \mathrm{Y} \end{gathered}$ |  | $\begin{gathered} \mathrm{EOR} \\ \mathrm{~A},(\mathrm{DIR}), \mathrm{Y} \end{gathered}$ | $\begin{gathered} \mathrm{EOR} \\ \mathrm{~A}, \mathrm{~L}(\mathrm{DIR}), \mathrm{Y} \end{gathered}$ |  |  | $\begin{aligned} & \mathrm{EOR} \\ & \mathrm{~A}, \mathrm{ABL} \end{aligned}$ | $\begin{gathered} \mathrm{EOR} \\ \mathrm{~A}, \mathrm{ABL}, \mathrm{X} \end{gathered}$ |  |  |
| 1000 | 8 | $\begin{aligned} & \text { LDAD } \\ & \text { E,(DIR) } \end{aligned}$ | $\begin{gathered} \mathrm{LDAD} \\ \mathrm{E},(\mathrm{DIR}, \mathrm{X}) \end{gathered}$ | $\begin{gathered} \text { LDAD } \\ \mathrm{E}, \mathrm{~L}(\mathrm{DIR}) \end{gathered}$ | $\begin{aligned} & \text { LDAD } \\ & \text { E,SR } \end{aligned}$ | $\stackrel{\text { LDAD }}{\mathrm{E},(\mathrm{SR}), \mathrm{Y}}$ |  | $\begin{aligned} & \text { LDAD } \\ & \mathrm{E}, \mathrm{ABS}, \mathrm{Y} \end{aligned}$ |  |  |  |  |  |  |  |  |  |
| 1001 | 9 | $\begin{aligned} & \text { ADDD } \\ & \text { E,(DIR) } \end{aligned}$ | $\begin{gathered} \mathrm{ADDD} \\ \mathrm{E},(\mathrm{DIR}, \mathrm{X}) \end{gathered}$ | ADDD <br> E,L(DIR) | ADDD E,SR | $\begin{aligned} & \text { ADDD } \\ & \mathrm{E},(\mathrm{SR}), \mathrm{Y} \end{aligned}$ |  | $\begin{gathered} \mathrm{ADDD} \\ \mathrm{E}, \mathrm{ABS}, \mathrm{Y} \end{gathered}$ |  | $\begin{gathered} \mathrm{ADDD} \\ \mathrm{E},(\mathrm{DIR}), \mathrm{Y} \end{gathered}$ | $\begin{gathered} \text { ADDD } \\ \mathrm{E}, \mathrm{~L}(\mathrm{DIR}), \mathrm{Y} \end{gathered}$ |  |  | ADDD E,ABL | ADDD <br> E,ABL,X |  |  |
| 1010 | A | $\begin{aligned} & \hline \text { SUBD } \\ & \text { E,(DIR) } \end{aligned}$ | $\begin{gathered} \hline \text { SUBD } \\ \mathrm{E},(\mathrm{DIR}, \mathrm{X}) \end{gathered}$ | $\begin{gathered} \hline \text { SUBD } \\ \mathrm{E}, \mathrm{~L}(\mathrm{DIR}) \end{gathered}$ | $\begin{aligned} & \hline \text { SUBD } \\ & \mathrm{E}, \mathrm{SR} \end{aligned}$ | $\begin{gathered} \text { SUBD } \\ \mathrm{E},(\mathrm{SR}), \mathrm{Y} \end{gathered}$ |  | $\begin{gathered} \hline \text { SUBD } \\ \mathrm{E}, \mathrm{ABS}, \mathrm{Y} \end{gathered}$ |  | $\begin{gathered} \mathrm{SUBD} \\ \mathrm{E},(\mathrm{DIR}), \mathrm{Y} \end{gathered}$ | $\begin{gathered} \text { SUBD } \\ \text { E,L(DIR), } \end{gathered}$ |  |  | SUBD <br> E,ABL | SUBD E,ABL,X |  |  |
| 1011 | B | $\begin{aligned} & \text { CMPD } \\ & \text { E,(DIR) } \end{aligned}$ | $\begin{gathered} \mathrm{CMPD} \\ \mathrm{E},(\mathrm{DIR}, \mathrm{X}) \end{gathered}$ | $\begin{gathered} \text { CMPD } \\ \text { E,L(DIR) } \end{gathered}$ | CMPD E,SR | $\begin{gathered} \text { CMPD } \\ \mathrm{E},(\mathrm{SR}), \mathrm{Y} \end{gathered}$ |  | $\begin{aligned} & \text { CMPD } \\ & \text { E,ABS, } \end{aligned}$ |  | $\begin{gathered} \text { CMPD } \\ \mathrm{E},(\mathrm{DIR}), \mathrm{Y} \end{gathered}$ | $\begin{gathered} \text { CMPD } \\ \mathrm{E}, \mathrm{~L}(\mathrm{DIR}), \mathrm{Y} \end{gathered}$ |  |  | CMPD <br> E,ABL | $\begin{aligned} & \text { CMPD } \\ & \mathrm{E}, \mathrm{ABL}, \mathrm{X} \end{aligned}$ |  |  |
| 1100 | C | $\begin{gathered} \text { STAB } \\ \text { A,(DIR) } \end{gathered}$ | $\begin{gathered} \text { STAB } \\ \text { A,(DIR,X) } \end{gathered}$ | $\begin{gathered} \text { STAB } \\ \text { A,L(DIR) } \end{gathered}$ | $\begin{aligned} & \text { STAB } \\ & \text { A,SR } \end{aligned}$ | $\begin{gathered} \text { STAB } \\ \text { A,(SR),Y } \end{gathered}$ |  | STAB <br> A,ABS,Y |  |  |  |  |  |  |  |  |  |
| 1101 | D | $\begin{gathered} \text { STA } \\ \text { A,(DIR) } \end{gathered}$ | $\begin{gathered} \text { STA } \\ \text { A,(DIR,X) } \end{gathered}$ | $\begin{gathered} \text { STA } \\ \text { A,L(DIR) } \end{gathered}$ | $\begin{aligned} & \text { STA } \\ & \text { A,SR } \end{aligned}$ | $\begin{gathered} \text { STA } \\ \text { A,(SR), Y } \end{gathered}$ |  | $\begin{gathered} \text { STA } \\ \text { A,ABS,Y } \end{gathered}$ |  |  |  |  |  |  |  |  |  |
| 1110 | E | $\begin{gathered} \text { STAD } \\ \text { E,(DIR) } \end{gathered}$ | $\begin{gathered} \text { STAD } \\ \text { E,(DIR,X) } \end{gathered}$ | $\begin{gathered} \text { STAD } \\ \text { E,L(DIR) } \end{gathered}$ | $\begin{aligned} & \hline \text { STAD } \\ & \text { E,SR } \end{aligned}$ | $\begin{gathered} \text { STAD } \\ \mathrm{E},(\mathrm{SR}), \mathrm{Y} \end{gathered}$ |  | $\begin{gathered} \text { STAD } \\ \mathrm{E}, \mathrm{ABS}, \mathrm{Y} \end{gathered}$ |  |  |  |  |  |  |  |  |  |
| 1111 | F |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## APPENDIX

Appendix 5. Hexadecimal instruction code table

INSTRUCTION CODE TABLE 3 (The first word's code of each instruction is 2116)

| $\underset{\text { D7-D4 }}{\substack{\text { Hexadecimal } \\ \text { notation }}}$D3-D0 |  | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 | 1010 | 1011 | 1100 | 1101 | 1110 | 1111 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| 0000 | 0 |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \mathrm{ASL} \\ & \mathrm{DIR} \end{aligned}$ | $\begin{aligned} & \mathrm{ASL} \\ & \mathrm{DIR}, \mathrm{X} \end{aligned}$ |  |  | ${ }_{\text {ABS }}^{\text {ASS }}$ | $\begin{gathered} \mathrm{ASL} \\ \mathrm{ABS}, \mathrm{X} \end{gathered}$ |
| 0001 | 1 |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \text { ROL } \\ & \text { DIR } \end{aligned}$ | $\begin{gathered} \text { ROL } \\ \text { DIR.X } \end{gathered}$ |  |  | $\begin{array}{r} \mathrm{ROL} \\ \mathrm{ABS} \end{array}$ | $\underset{A B S, x}{\mathrm{ROL}}$ |
| 0010 | 2 |  |  |  |  |  |  |  |  |  |  | LSR | $\begin{aligned} & \mathrm{LSR} \\ & \mathrm{DIR}, \mathrm{X} \end{aligned}$ |  |  | LSR | $\begin{gathered} \mathrm{LSR} \\ \mathrm{ABS}, \mathrm{X} \end{gathered}$ |
| 0011 | 3 |  |  |  |  |  |  |  |  |  |  | $\underset{\mathrm{DIR}}{\mathrm{ROR}}$ | ROR |  |  | ROR ABS | ROR $A B S, X$ |
| 0100 | 4 |  |  |  |  |  |  |  |  |  |  | $\begin{gathered} \text { ASR } \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{ASR} \\ \mathrm{DIR}, \mathrm{X} \end{gathered}$ |  |  | $\begin{aligned} & \text { ASR } \\ & \text { ABS } \end{aligned}$ | $\begin{gathered} \mathrm{ASR} \\ \mathrm{ABS}, \mathrm{x} \end{gathered}$ |
| 0101 | 5 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0110 | 6 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0111 | 7 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1000 | 8 | $\begin{gathered} \mathrm{ADC} \\ \mathrm{~A},(\mathrm{DIR}) \end{gathered}$ | $\underset{\mathrm{A},(\mathrm{DR}, \mathrm{X})}{\mathrm{ADC}}$ | $\begin{gathered} \mathrm{ADC} \\ \mathrm{~A}, \mathrm{~L}(\mathrm{DIR}) \end{gathered}$ | $\begin{aligned} & \mathrm{ADC} \\ & \mathrm{~A}, \mathrm{SR} \end{aligned}$ | $\begin{gathered} \mathrm{ADC} \\ \mathrm{~A},(\mathrm{SR}), \mathrm{Y} \end{gathered}$ |  | $\underset{A, A B S, Y}{A D C}$ |  | $\stackrel{\text { ADC }}{\mathrm{A},(\mathrm{DIR}), \mathrm{Y}}$ | $\left\|\begin{array}{c} \mathrm{ADC} \\ \mathrm{~A}, \mathrm{~L}(\mathrm{DIR}), \mathrm{Y} \end{array}\right\|$ | $\begin{aligned} & \text { ADC } \\ & \text { A,DIR } \end{aligned}$ | $\underset{A, D \mathrm{DR}, \mathrm{X}}{\mathrm{ADC}}$ | $\begin{gathered} \mathrm{ADC} \\ \mathrm{~A}, \mathrm{ABL} \end{gathered}$ | $\underset{\mathrm{A}, \mathrm{ABL}, \mathrm{X}}{\mathrm{ADC}}$ | $\underset{\text { A,ABS }}{\mathrm{ADC}}$ | $\underset{A, A B S, X}{A D C}$ |
| 1001 | 9 | $\begin{aligned} & \text { ADCD } \\ & \text { E,(DIR) } \end{aligned}$ | $\begin{gathered} \mathrm{ADCD} \\ \mathrm{E},(\mathrm{DIR}, \mathrm{X}) \end{gathered}$ | $\underset{\text { E,L(DRR) }}{\mathrm{ADCD}}$ | $\begin{aligned} & \mathrm{ADCD} \\ & \mathrm{E}, \mathrm{SR} \end{aligned}$ | $\begin{gathered} \mathrm{ADCD} \\ \mathrm{E},(\mathrm{SR}), \mathrm{Y} \end{gathered}$ |  | $\begin{gathered} \mathrm{ADCD} \\ \mathrm{E}, \mathrm{ABS}, \mathrm{Y} \end{gathered}$ |  | $\begin{gathered} \mathrm{ADCD} \\ \mathrm{E},(\mathrm{DR}), \mathrm{Y} \end{gathered}$ | $\begin{gathered} \mathrm{ADCD} \\ \mathrm{E}, \mathrm{~L}(\mathrm{DIR}), \mathrm{Y} \end{gathered}$ | $\begin{aligned} & \text { ADCD } \\ & \mathrm{E}, \mathrm{DIR} \end{aligned}$ | $\underset{\text { E,DIR,X }}{\mathrm{ADCD}}$ | $\begin{aligned} & \text { ADCD } \\ & \mathrm{E}, \mathrm{ABL} \end{aligned}$ | $\underset{\mathrm{E}, \mathrm{ABL}, \mathrm{X}}{\mathrm{ADCD}}$ | $\begin{aligned} & \text { ADCD } \\ & \mathrm{E}, \mathrm{ABS} \end{aligned}$ | $\begin{gathered} \mathrm{ADCD} \\ \mathrm{E}, \mathrm{ABS}, \mathrm{X} \end{gathered}$ |
| 1010 | A | $\underset{\mathrm{A},(\mathrm{DIR})}{\mathrm{SBC}}$ | $\begin{gathered} \mathrm{SBC} \\ \mathrm{~A},(\mathrm{DR}, \mathrm{X}) \end{gathered}$ | $\underset{\mathrm{A}, \mathrm{~L}(\mathrm{DR})}{\mathrm{SBC})}$ | $\begin{aligned} & \mathrm{SBC} \\ & \mathrm{~A}, \mathrm{SR} \end{aligned}$ | $\begin{gathered} \mathrm{ABC}, \mathrm{SR}), \mathrm{Y} \end{gathered}$ |  | $\begin{gathered} \mathrm{SBC} \\ \mathrm{~A}, \mathrm{ABS}, \mathrm{Y} \end{gathered}$ |  | $\begin{gathered} \mathrm{SBC} \\ \mathrm{~A}, \mathrm{DR}), \mathrm{Y} \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { SBC } \\ \text { A,L(DR), } \mathrm{Y} \end{array}$ | $\begin{aligned} & \text { SBC } \\ & A, D I R \end{aligned}$ | $\underset{\text { A,DRC, }}{\text { SBC }}$ | $\begin{aligned} & \text { SBC } \\ & \text { A,ABL } \end{aligned}$ | $\underset{\mathrm{A}, \mathrm{ABL}, \mathrm{X}}{\mathrm{SBC}}$ | $\begin{gathered} \mathrm{SBC} \\ \mathrm{~A}, \mathrm{ABS} \end{gathered}$ | $\underset{A, A B S, X}{S B C}$ |
| 1011 | B | $\underset{\mathrm{E},(\mathrm{DIR})}{\mathrm{SBCD}}$ | $\underset{\mathrm{E},(\mathrm{DR}, \mathrm{X})}{\mathrm{SBCD}}$ | $\begin{gathered} \mathrm{SBCD} \\ \mathrm{E}, \mathrm{~L}(\mathrm{DIR}) \end{gathered}$ | $\begin{aligned} & \text { SBCD } \\ & \text { E.SR } \end{aligned}$ | $\begin{gathered} \mathrm{SBCD} \\ \mathrm{E},(\mathrm{SR}), \mathrm{Y} \end{gathered}$ |  | $\underset{\mathrm{E}, \mathrm{ABS}, \mathrm{Y}}{\mathrm{SBCD}}$ |  | $\begin{gathered} \mathrm{SBCD} \\ \mathrm{E},(\mathrm{DIR}), \mathrm{Y} \end{gathered}$ | $\begin{array}{\|c\|} \hline \mathrm{SBCD} \\ \mathrm{E}, \mathrm{~L}(\mathrm{DIR}), \mathrm{Y} \end{array}$ | $\begin{aligned} & \text { SBCD } \\ & \text { E,DIR } \end{aligned}$ | $\underset{\mathrm{E}, \mathrm{DIR}, \mathrm{X}}{\mathrm{SBCD}}$ | $\begin{aligned} & \mathrm{SBCD} \\ & \mathrm{E}, \mathrm{ABL} \end{aligned}$ | $\mathrm{SBCD}$ $\mathrm{E}, \mathrm{ABL}, \mathrm{X}$ | $\begin{aligned} & \mathrm{SBCD} \\ & \mathrm{E}, \mathrm{ABS} \end{aligned}$ | $\begin{gathered} \underset{\mathrm{E}, \mathrm{ABS}, \mathrm{X}}{\mathrm{SBCD}} \end{gathered}$ |
| 1100 | C | $\begin{aligned} & \text { MPY } \\ & \text { (DiR) } \end{aligned}$ | $\begin{gathered} \mathrm{MPY} \\ (\mathrm{DRP}, \mathrm{X}) \end{gathered}$ | $\begin{aligned} & \text { MPY } \\ & \text { L(DIR) } \end{aligned}$ | $\begin{gathered} \mathrm{MPY} \\ \mathrm{SR} \end{gathered}$ | $\begin{aligned} & \text { MPY } \\ & (\mathrm{SR}), \mathrm{Y} \end{aligned}$ |  | $\begin{gathered} \mathrm{MPY} \\ \mathrm{ABS}, \mathrm{Y} \end{gathered}$ |  | $\begin{gathered} \text { MPY } \\ \text { (DRR), } \end{gathered}$ | $\begin{gathered} \text { MPY } \\ \text { L(DR), } \end{gathered}$ | $\begin{gathered} \text { MPY } \\ \text { DIR } \end{gathered}$ | $\begin{aligned} & \mathrm{MPY} \\ & \mathrm{DIR}, \mathrm{X} \end{aligned}$ | $\underset{\mathrm{ABL}}{\mathrm{MPY}}$ | $\begin{aligned} & \text { MPY } \\ & \text { ABL,X } \end{aligned}$ | $\begin{aligned} & \text { MPY } \\ & \text { ABS } \end{aligned}$ | $\begin{gathered} \text { MPY } \\ \text { ABS,X } \end{gathered}$ |
| 1101 | D | $\begin{aligned} & \text { MPYS } \\ & \text { (DIR) } \end{aligned}$ | $\begin{aligned} & \text { MPYS } \\ & \text { (DIR, }) \end{aligned}$ | $\begin{aligned} & \text { MPYS } \\ & \text { L(DRR) } \end{aligned}$ | $\underset{\mathrm{SR}}{\mathrm{MPYS}}$ | MPYS (SR), Y |  | MPYS ABS, Y |  | MPYS <br> (DiR) | $\begin{gathered} \text { MPYS } \\ \text { L(DIR),Y } \end{gathered}$ | $\underset{\mathrm{DIR}}{\mathrm{MPYS}}$ | MPYS DIR, | $\underset{\mathrm{ABL}}{\mathrm{MPYS}}$ | MPYS <br> ABL, X | $\begin{gathered} \text { MPYS } \\ \text { ABS } \end{gathered}$ | MPYS ABS, X |
| 1110 | E | $\begin{aligned} & \text { DVI } \\ & \text { (DiR) } \end{aligned}$ | $\underset{(\mathrm{DiR}, \mathrm{X})}{\mathrm{Div}}$ | $\underset{\mathrm{L}(\mathrm{DIR})}{\mathrm{DV}}$ | $\begin{aligned} & \begin{array}{l} \mathrm{DIV} \\ \mathrm{SR} \end{array} \end{aligned}$ | $\begin{gathered} \text { DIV } \\ (\mathrm{SR}), \mathrm{Y} \end{gathered}$ |  |  |  | $\begin{gathered} \mathrm{DIV} \\ (\mathrm{DIR}), \mathrm{Y} \end{gathered}$ | $\begin{gathered} \text { Div } \\ \text { L(DiR), } \end{gathered}$ | $\begin{aligned} & \text { DIV } \\ & \text { DIR } \end{aligned}$ | $\begin{gathered} \operatorname{DIV}_{\operatorname{DIR}, \mathrm{x}} \end{gathered}$ | $\begin{aligned} & \text { DIV } \\ & \text { ABL } \end{aligned}$ | $\begin{gathered} \text { DIV } \\ \text { ABL, } \end{gathered}$ | $\begin{aligned} & \text { DIV } \\ & \text { ABS } \end{aligned}$ | $\begin{gathered} \text { DIV } \\ A B S, x \end{gathered}$ |
| 1111 | F | $\begin{aligned} & \hline \text { DIVS } \\ & \text { (DIR) } \end{aligned}$ | $\begin{gathered} \text { DIVS } \\ (\mathrm{DIR}, \mathrm{X}) \end{gathered}$ | $\begin{aligned} & \text { DIVS } \\ & \text { L(DIR) } \end{aligned}$ | $\begin{aligned} & \text { DIVS } \\ & \text { SR } \end{aligned}$ | $\begin{aligned} & \hline \text { DIVS } \\ & (\mathrm{SR}), \mathrm{Y} \end{aligned}$ |  | DIVS ABS, Y |  | DIVS (DIR), Y | $\begin{gathered} \text { DIVS } \\ \text { L(DIR),Y } \end{gathered}$ | DIVs DIR | Divs DIR,X | DIVS ABL | DIVS | DIVS <br> ABS | DIVS $A B S, X$ |

INSTRUCTION CODE TABLE 4 (The first word's code of each instruction is 3116)

| D7-D4Hexadecimal <br> notation <br> D3-D0 |  | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 | 1010 | 1011 | 1100 | 1101 | 1110 | 1111 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| 0000 | 0 |  |  | TAD,0 |  |  |  |  | $\underset{\mathrm{A}}{\mathrm{RLA}}$ |  |  | $\begin{gathered} \text { ADDS } \\ \text { IMM } \end{gathered}$ | SUBS <br> IMM |  |  |  |  |
| 0001 | 1 | $\begin{aligned} & \hline \text { WIT } \\ & \text { IMP } \end{aligned}$ |  | $\begin{gathered} \text { TAD,1 } \\ \hline \text { IMPP } \end{gathered}$ |  |  |  |  |  |  |  | $\begin{aligned} & \hline \text { ADCB } \\ & \text { A,IMM } \end{aligned}$ | SBCB <br> A,IMM | $\begin{aligned} & \hline \text { ADCD } \\ & \mathrm{E}, \mathrm{IMM} \end{aligned}$ | $\begin{aligned} & \hline \mathrm{SBCD} \\ & \mathrm{E}, \mathrm{IMM} \end{aligned}$ |  |  |
| 0010 | 2 |  |  | $\begin{aligned} & \text { TAD,2 } \\ & \text { IMP } \end{aligned}$ |  |  |  |  |  |  |  | MVP BLK | MVN BLK |  |  |  |  |
| 0011 | 3 | $\begin{aligned} & \hline \text { STP } \\ & \text { IMP } \end{aligned}$ |  | $\begin{gathered} \text { TAD, } 3 \\ \text { IMP } \end{gathered}$ |  |  |  |  |  |  |  | MOVMB DIR,XIMM | $\begin{array}{\|c\|} \hline \text { MOVMB } \\ \text { ABS,X/MM } \end{array}$ |  |  |  |  |
| 0100 | 4 | $\begin{aligned} & \text { PHT } \\ & \text { STK } \end{aligned}$ |  | $\begin{aligned} & \mathrm{T} \mathrm{TDA,O} \\ & \mathrm{IMP}, \end{aligned}$ |  |  |  |  | $\begin{array}{\|c\|} \hline \text { MOVM } \\ \text { DIR,X/MM } \end{array}$ |  |  | $\begin{aligned} & \text { LDT } \\ & \hline \text { LD } \end{aligned}$ | $\begin{aligned} & \text { PEI } \\ & \text { STK } \end{aligned}$ | $\begin{aligned} & \text { PEAA } \\ & \text { STK } \end{aligned}$ | $\begin{aligned} & \text { PER } \\ & \text { STK } \end{aligned}$ |  |  |
| 0101 | 5 | PLT |  | $\begin{aligned} & \text { TDA,1 } \\ & \text { IMP } \end{aligned}$ |  |  |  |  | $\begin{array}{\|c\|} \hline \text { MOVM } \\ \text { ABS,XIMM } \\ \hline \end{array}$ |  |  | $\begin{array}{\|c\|} \hline \text { RMPA } \\ \text { Multiplied } \\ \text { accumulation } \end{array}$ |  | $\begin{aligned} & \hline \text { JMP } \\ & \text { (ABS) } \end{aligned}$ | $\begin{gathered} \mathrm{JMPL} \\ \mathrm{~L}(\mathrm{ABS}) \end{gathered}$ |  |  |
| 0110 | 6 | $\begin{aligned} & \text { PHG } \\ & \text { CTK } \end{aligned}$ STK |  | $\begin{aligned} & \hline \text { TDA,2 } \\ & \text { IMP } \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0111 | 7 | $\begin{aligned} & \text { TSD } \\ & \text { IMP } \end{aligned}$ |  | $\begin{gathered} \text { TDA, } 3 \\ \text { IMP } \end{gathered}$ | $\begin{aligned} & \mathrm{TDS} \\ & \mathrm{IMP} \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| 1000 | 8 | NEGD |  | $\begin{aligned} & \text { TAS } \\ & \text { IMP } \end{aligned}$ |  |  |  |  | $\begin{aligned} & \hline \mathrm{ADC} \\ & \mathrm{~A}, \mathrm{IMM} \end{aligned}$ |  |  |  |  |  |  |  |  |
| 1001 | 9 | $\underset{\mathrm{E}}{\mathrm{ABSD}}$ |  | $\begin{aligned} & \text { TSA } \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1010 | A | $\underset{E}{\text { EXTZD }}$ |  |  |  |  |  |  | $\begin{gathered} \mathrm{SBC} \\ \mathrm{~A}, \mathrm{IMM} \end{gathered}$ |  |  |  |  |  |  |  |  |
| 1011 | B | $\underset{E}{\text { EXTSD }}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1100 | C |  |  | $\begin{aligned} & \text { TXY } \\ & \text { IMP } \end{aligned}$ |  |  |  |  | $\begin{aligned} & \text { MPY } \\ & \text { IMM } \end{aligned}$ |  |  |  |  |  |  |  |  |
| 1101 | D |  |  | $\begin{aligned} & \text { TYX } \\ & \text { IMP } \end{aligned}$ |  |  |  |  | $\begin{aligned} & \text { MPYS } \\ & \text { IMM } \end{aligned}$ |  |  |  |  |  |  |  |  |
| 1110 | E |  |  | $\begin{aligned} & \text { TMS } \\ & \text { UMP } \end{aligned}$ |  |  |  |  | $\begin{aligned} & \hline \text { DIV } \\ & \text { IMM } \end{aligned}$ |  |  |  |  |  |  |  |  |
| 1111 | F |  |  | $\begin{aligned} & \text { TSX } \\ & \text { IMP } \end{aligned}$ |  |  |  |  | DIVS IMM |  |  |  |  |  |  |  |  |

## APPENDIX

Appendix 5. Hexadecimal instruction code table
INSTRUCTION CODE TABLE 5 (The first word's code of each instruction is 4116)

| D7-D4Hexadecimal <br> notation <br> D3-D0 |  | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 | 1010 | 1011 | 1100 | 1101 | 1110 | 1111 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| 0000 | 0 |  |  |  |  |  | $\begin{aligned} & \text { LDX } \\ & \text { DIR, } \end{aligned}$ | $\underset{A B S, Y}{\operatorname{LDX}}$ |  |  |  |  |  |  |  |  |  |
| 0001 | 1 |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \mathrm{LDY} \\ & \mathrm{DIR}, \mathrm{X} \end{aligned}$ |  |  |  | $\begin{gathered} \text { LDY } \\ \text { ABS,X } \end{gathered}$ |
| 0010 | 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  | CPX |  |
| 0011 | 3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  | CPY |  |
| 0100 | 4 |  |  |  |  |  |  |  |  |  |  | $\begin{array}{\|c\|} \hline \text { BBS } \\ \text { DIR,b,REL } \\ \hline \end{array}$ |  |  |  | $\underset{\text { ABS, b, REL }}{\text { BBS }}$ |  |
| 0101 | 5 |  |  |  |  |  |  |  |  |  |  | $\left\lvert\, \begin{gathered} \mathrm{BBC} \\ \mathrm{DIR}, \mathrm{~b}, \mathrm{REL} \end{gathered}\right.$ |  |  |  | $\left\|\begin{array}{c} \mathrm{BBC} \\ \mathrm{ABS}, \mathrm{~b}, \mathrm{REL} \end{array}\right\|$ |  |
| 0110 | 6 |  |  |  |  |  |  |  |  |  |  | $\begin{array}{c\|} \hline \text { CBEQ } \\ \text { DIRIMM,REL } \end{array}$ |  |  |  |  |  |
| 0111 | 7 |  |  |  |  |  |  |  |  |  |  | CBNE DIRIMM,REL |  |  |  |  |  |
| 1000 | 8 |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \operatorname{INC}, \\ & \mathrm{DRP}, \mathrm{X} \end{aligned}$ |  |  |  | ${ }_{\text {ANB }}^{\text {INC }}$ ( X |
| 1001 | 9 |  |  |  |  |  |  |  |  |  |  |  | DEC DIR,X |  |  |  | $\begin{gathered} \hline \mathrm{DECC} \\ \mathrm{ABS}, \mathrm{X} \end{gathered}$ |
| 1010 | A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1011 | B |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1100 | C |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1101 | D |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1110 | E |  |  |  |  |  | $\begin{gathered} \hline \text { STX } \\ \text { DIR,Y } \end{gathered}$ |  |  |  |  |  |  |  |  |  |  |
| 1111 | F |  |  |  |  |  |  |  |  |  |  |  | $\begin{gathered} \hline \text { STY } \\ \text { DIR,X } \end{gathered}$ |  |  |  |  |

INSTRUCTION CODE TABLE 6 (The first word's code of each instruction is 5116)

| D7-D4Hexadecimat <br> notation <br> D3-D0 |  | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 | 1010 | 1011 | 1100 | 1101 | 1110 | 1111 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| 0000 | 0 |  |  | ADDMB DIR/MM | ADDM DIR/IMM |  |  | $\begin{gathered} \text { ADDMB } \\ \text { ABS/IMM } \end{gathered}$ | $\begin{gathered} \text { ADDM } \\ \text { ABS/IMM } \end{gathered}$ |  |  |  |  |  |  |  |  |
| 0001 | 1 |  |  | SUBMB | SUBM |  |  | SUBMB ABS/IMM | $\begin{gathered} \text { SUBM } \\ \text { ABS/IMM } \end{gathered}$ |  |  |  |  |  |  |  |  |
| 0010 | 2 |  |  | CMPMB DIR/IMM | CMPM DIR/IMM |  |  | CMPMB ABS/IMM | $\begin{gathered} \text { CMPM } \\ \text { ABS/IMM } \end{gathered}$ |  |  |  |  |  |  |  |  |
| 0011 | 3 |  |  | ORAMB DIR/IMM | ORAM DIR/IMM |  |  | $\begin{aligned} & \text { ORAMB } \\ & \text { ABS/IMM } \end{aligned}$ | $\begin{gathered} \text { ORAM } \\ \text { ABS/IMM } \end{gathered}$ |  |  |  |  |  |  |  |  |
| 0100 | 4 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0101 | 5 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0110 | 6 |  |  | ANDMB DIR/IMM | $\begin{gathered} \hline \text { ANDM } \\ \text { DIR/IMM } \end{gathered}$ |  |  | ANDMB | $\begin{gathered} \text { ANDM } \\ \text { ABS/IMM } \end{gathered}$ |  |  |  |  |  |  |  |  |
| 0111 | 7 |  |  | EORMB DIR/IMM | EORM DIR/IMM |  |  | EORMB ABS/IMM | EORM ABS/IMM |  |  |  |  |  |  |  |  |
| 1000 | 8 |  |  |  | $\begin{aligned} & \hline \text { ADDMD } \\ & \text { DIR/IMM } \end{aligned}$ |  |  |  | ADDMD |  |  |  |  |  |  |  |  |
| 1001 | 9 |  |  |  | SUBMD DIR/MM |  |  |  | SUBMD ABS/IMM |  |  |  |  |  |  |  |  |
| 1010 | A |  |  |  | CMPMD DIR/MM |  |  |  | CMPMD <br> ABS/IMM |  |  |  |  |  |  |  |  |
| 1011 | B |  |  |  | ORAMD DIR/IMM |  |  |  | ORAMD ABS/IMM |  |  |  |  |  |  |  |  |
| 1100 | C |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1101 | D |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1110 | E |  |  |  | ANDMD DIR/MM |  |  |  | ANDMD ABS/IMM |  |  |  |  |  |  |  |  |
| 1111 | F |  |  |  | EORMD DIR/IMM |  |  |  | EORMD ABS/IMM |  |  |  |  |  |  |  |  |

## APPENDIX

Appendix 5. Hexadecimal instruction code table
INSTRUCTION CODE TABLE 7 (The first word's code of each instruction is 6116)

|  |  | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 | 1010 | 1011 | 1100 | 1101 | 1110 | 1111 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D7-D4 |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| 0000 | 0 | MOVRB DIR/IMM |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $>$ |
| 0001 | 1 | MOVR DIR/MM |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\rightarrow$ |
| 0010 | 2 | MOVRB ABS/IMM |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $>$ |
| 0011 | 3 | $\begin{gathered} \hline \text { MOVR } \\ \text { ABS/IMM } \end{gathered}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\rightarrow$ |
| 0100 | 4 | MOVRB DIR/DIR |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $>$ |
| 0101 | 5 | MOVR DIR/DIR |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $>$ |
| 0110 | 6 | MOVRB |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $>$ |
| 0111 | 7 | MOVR |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $>$ |
| 1000 | 8 | MOVRB DIR/ABS |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $>$ |
| 1001 | 9 | MOVR |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $>$ |
| 1010 | A | MOVRB ABS/ABS |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $>$ |
| 1011 | B | MOVR ABS/ABS |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $>$ |
| 1100 | C |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1101 | D |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1110 | E |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1111 | F |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

INSTRUCTION CODE TABLE 8 (The first word's code of each instruction is 7116)

|  |  | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 | 1010 | 1011 | 1100 | 1101 | 1110 | 1111 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{D}_{7}-\mathrm{D}_{4} \mathrm{He}$ | tation | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| 0000 | 0 | $\underset{\text { MOVRB }}{\text { MIR/ABS }, ~}$ DIR/ABS,X |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $>$ |
| 0001 | 1 | $\begin{array}{\|c\|} \hline \text { MOVR } \\ \text { DIR/ABS }, \mathrm{x} \end{array}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $>$ |
| 0010 | 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0011 | 3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0100 | 4 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0101 | 5 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0110 | 6 | $\begin{array}{\|c\|} \hline \text { MOVRB } \\ \text { ABS/DIR }, \mathrm{X} \end{array}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $>$ |
| 0111 | 7 | $\left\lvert\, \begin{gathered} \text { MOVR } \\ A B S / D I R, X \end{gathered}\right.$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $>$ |
| 1000 | 8 | - | , |  |  |  | A |  | $\triangle$ |  | A | Cl | Ch | , | Cla | Cr |  |
| 1001 | 9 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1010 | A |  |  |  |  |  |  |  |  | EL |  |  |  |  |  |  |  |
| 1011 | B |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1100 | C |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1101 | D |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1110 | E | $\$ \mathbf{8}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1111 | F |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

INSTRUCTION CODE TABLE 9 (The first word's code of each instruction is 8116)

| $\text { D7-D4 } \begin{gathered} \text { Hexadecimal } \\ \text { notation } \\ \hline \hline \end{gathered}$ |  | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 | 1010 | 1011 | 1100 | 1101 | 1110 | 1111 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| 0000 | 0 |  |  |  | ASL |  |  |  |  | $\begin{gathered} \text { LDAB } \\ B,(D R), Y \end{gathered}$ | $\begin{gathered} \mathrm{LDAB} \\ \mathrm{~B}, \mathrm{~L}(\mathrm{DIR}), \mathrm{Y} \end{gathered}$ | $\begin{aligned} & \hline \hline \mathrm{LDAB} \\ & \mathrm{B,DIR} \end{aligned}$ | $\begin{gathered} \hline \hline \text { LDAB } \\ \mathrm{B}, \mathrm{DIR}, \mathrm{X} \end{gathered}$ | $\begin{aligned} & \hline \hline \mathrm{LDAB} \\ & \mathrm{~B}, \mathrm{ABL} \end{aligned}$ | $\begin{gathered} \hline \hline \mathrm{LDAB} \\ \mathrm{~B}, \mathrm{ABL}, \mathrm{X} \end{gathered}$ | $\begin{aligned} & \hline \hline \text { LDAB } \\ & B, A B S \end{aligned}$ | $\begin{gathered} \hline \begin{array}{c} \text { LDAB } \\ B, A B S, X \end{array} \end{gathered}$ |
| 0001 | 1 |  |  |  | ROL |  |  | $\begin{aligned} & \hline \text { LDA } \\ & \mathrm{B}, \mathrm{IMM} \end{aligned}$ |  | $\begin{gathered} \text { LDA } \\ \mathrm{B},(\mathrm{DR}), \mathrm{Y} \end{gathered}$ | $\begin{array}{c\|} \hline \mathrm{LDA} \\ \mathrm{~B}, \mathrm{LDR}), \mathrm{Y} \end{array}$ | $\begin{aligned} & \hline \text { LDA } \\ & B, D I R \end{aligned}$ | $\stackrel{\mathrm{LDA}}{\mathrm{LDAR}, \mathrm{D}}$ | $\begin{aligned} & \hline \operatorname{LDA} \\ & B, A B L \end{aligned}$ | $\underset{\text { B,ABL, }}{\substack{\text { LDA }}}$ | $\begin{aligned} & \mathrm{LDA} \\ & \mathrm{~B}, \mathrm{ABS} \end{aligned}$ | $\begin{gathered} \mathrm{LDA} \\ \mathrm{~B}, \mathrm{ABS}, \mathrm{X} \end{gathered}$ |
| 0010 | 2 |  |  |  | $\begin{aligned} & \hline \begin{array}{l} \text { ANDB } \\ \text { B,IMM } \end{array} \end{aligned}$ | $\begin{aligned} & \mathrm{NEG} \end{aligned}$ |  | $\begin{aligned} & \hline \text { ADD } \\ & \text { B,IMM } \end{aligned}$ |  | $\begin{aligned} & \hline \text { LDAB } \\ & \text { B,IMM } \end{aligned}$ | $\begin{aligned} & \hline \text { ADDB } \\ & \mathrm{B}, \mathrm{IMM} \end{aligned}$ | $\begin{aligned} & \hline \text { ADD } \\ & \text { B,DIR } \end{aligned}$ | $\begin{gathered} \mathrm{ADDD} \\ \mathrm{~B}, \mathrm{DIR}, \mathrm{X} \end{gathered}$ |  |  | $\begin{aligned} & \hline \mathrm{ADD} \\ & \mathrm{~B}, \mathrm{ABS} \end{aligned}$ | $\begin{gathered} \mathrm{ADD} \\ \mathrm{~B}, \mathrm{ABS}, \mathrm{X} \end{gathered}$ |
| 0011 | 3 |  |  |  | $\begin{aligned} & \hline \text { EORB } \\ & \text { B,IMM } \end{aligned}$ | $\underset{B}{\text { EXTZ }}$ | $\underset{B}{\text { EXTS }}$ | $\begin{gathered} \hline \text { SUB } \\ \mathrm{B}, \mathrm{IMM} \end{gathered}$ |  | $\begin{aligned} & \hline \text { CMPB } \\ & \text { B,IMM } \end{aligned}$ | $\begin{aligned} & \hline \text { SUBB } \\ & \mathrm{B}, \mathrm{IMM} \end{aligned}$ | $\begin{aligned} & \text { SUB } \\ & \text { B,DIR } \end{aligned}$ | $\underset{\mathrm{B}, \mathrm{DIR}, \mathrm{X}}{\mathrm{SUB}}$ |  |  | $\begin{aligned} & \text { SUB } \\ & B, A B S \end{aligned}$ | $\begin{gathered} \mathrm{SUB} \\ \mathrm{~B}, \mathrm{ABS}, \mathrm{X} \end{gathered}$ |
| 0100 | 4 |  |  |  | $\underset{\text { LSR }}{\text { L }}$ | $\underset{B}{\mathrm{CLRB}}$ |  | $\begin{aligned} & \text { CMP } \\ & \mathrm{B}, \mathrm{MMM} \end{aligned}$ |  |  |  | $\begin{aligned} & \hline \text { CMP } \\ & \text { B,DiR } \end{aligned}$ | $\underset{\mathrm{B}, \mathrm{DR}, \mathrm{X}}{\mathrm{CMP}}$ |  |  | $\begin{aligned} & \text { CMP } \\ & B, A B S \end{aligned}$ | $\begin{gathered} \mathrm{CMP} \\ \mathrm{~B}, \mathrm{ABS}, \mathrm{X} \end{gathered}$ |
| 0101 | 5 |  |  |  | $\underset{B}{\mathrm{ROR}}$ | $\begin{gathered} \text { CLR } \\ \hline \end{gathered}$ |  | $\begin{aligned} & \hline \text { ORA } \\ & \mathrm{B}, \mathrm{IMM} \end{aligned}$ |  |  |  | $\begin{aligned} & \hline \text { ORA } \\ & \text { B,DIR } \end{aligned}$ | $\begin{gathered} \text { ORA, } \\ \text { B,DRR,X } \end{gathered}$ |  |  | $\begin{aligned} & \text { ORA } \\ & \mathrm{B}, \mathrm{ABS} \end{aligned}$ | $\begin{gathered} \text { ORA } \\ \mathrm{B}, \mathrm{ABS}, \mathrm{X} \end{gathered}$ |
| 0110 | 6 |  |  |  | $\begin{aligned} & \hline \text { ORAB } \\ & \text { B,IMM } \end{aligned}$ | ASR |  | $\begin{aligned} & \hline \text { AND } \\ & \text { B,IMM } \end{aligned}$ |  |  |  | $\begin{aligned} & \hline \text { AND } \\ & B, D I R \end{aligned}$ | $\underset{\mathrm{B}, \mathrm{DIR}, \mathrm{X}}{\mathrm{AND}}$ |  |  | $\begin{aligned} & \text { AND } \\ & B, A B S \end{aligned}$ | $\begin{gathered} \mathrm{AND} \\ \mathrm{~B}, \mathrm{ABS}, \mathrm{X} \end{gathered}$ |
| 0111 | 7 |  |  |  |  |  |  | $\begin{aligned} & \hline \text { EOR } \\ & \text { B,IMM } \end{aligned}$ |  |  |  | $\begin{aligned} & \hline \text { EOR } \\ & \text { B,DIR } \end{aligned}$ | $\underset{\text { B,DIR,X }}{\mathrm{EOR}}$ |  |  | $\begin{aligned} & \mathrm{EOR} \\ & \mathrm{~B}, \mathrm{ABS} \end{aligned}$ | $\underset{\mathrm{B}, \mathrm{ABS}, \mathrm{X}}{\mathrm{EORR}}$ |
| 1000 | 8 |  |  |  |  |  | $\begin{aligned} & \text { PPB } \\ & \text { STK } \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |
| 1001 | 9 |  |  |  |  |  | $\begin{aligned} & \mathrm{PLB} \\ & \mathrm{STK} \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |
| 1010 | A |  |  | $\begin{array}{\|c\|} \hline \text { CBEQB } \\ \mathrm{B} / \mathrm{MM}, \mathrm{REL} \\ \hline \end{array}$ | $\begin{gathered} \text { INC } \\ B \end{gathered}$ | $\begin{aligned} & \text { TXB } \\ & \text { IMP } \end{aligned}$ |  | $\begin{array}{\|c\|} \hline \text { CBEQ } \\ \hline \mathrm{B} / \mathrm{MM}, \mathrm{REL} \\ \hline \end{array}$ |  |  |  |  |  |  |  |  |  |
| 1011 | B |  |  | $\begin{array}{\|c\|} \hline \text { CBNEB } \\ \text { B/MM,REL } \\ \hline \end{array}$ | $\begin{gathered} \mathrm{DEC} \\ \mathrm{~B} \end{gathered}$ | $\begin{aligned} & \hline \text { TYB } \\ & \text { IMP } \end{aligned}$ |  | $\begin{array}{\|c\|} \hline \text { CBNE } \\ \hline \mathrm{B} / \mathrm{MM}, \mathrm{REL} \\ \hline \end{array}$ |  |  |  |  |  |  |  |  |  |
| 1100 | C |  |  |  |  | $\begin{aligned} & \hline \text { TBX } \\ & \text { IMP } \end{aligned}$ |  |  |  | $\begin{gathered} \text { STAB } \\ B,(D R), Y \end{gathered}$ | $\begin{gathered} \mathrm{STAB} \\ \mathrm{~B}, \mathrm{~L}(\mathrm{DIR}), \mathrm{Y} \end{gathered}$ | $\begin{aligned} & \hline \text { STAB } \\ & \text { B,DIR } \end{aligned}$ | $\begin{gathered} \hline \text { STAB } \\ \mathrm{B}, \mathrm{DIR}, \mathrm{X} \end{gathered}$ | $\begin{aligned} & \hline \text { STAB } \\ & B, A B L \end{aligned}$ | $\begin{gathered} \hline \mathrm{STAB} \\ \mathrm{~B}, \mathrm{ABL}, \mathrm{X} \end{gathered}$ | $\begin{aligned} & \hline \text { STAB } \\ & B, A B S \end{aligned}$ | $\begin{gathered} \hline \begin{array}{c} \text { STAB } \\ \mathrm{B}, \mathrm{ABS}, \mathrm{X} \end{array} \end{gathered}$ |
| 1101 | D |  |  |  |  | $\begin{aligned} & \text { TBY } \\ & \text { IMP } \end{aligned}$ |  |  |  | $\begin{gathered} \text { STA } \\ \text { B,(DR) }, \mathrm{Y} \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { STA } \\ B, L(D R), Y \end{array}$ | $\begin{aligned} & \hline \text { STA } \\ & \text { B,DIR } \end{aligned}$ | $\begin{gathered} \text { STA } \\ \text { B,DRP, } \end{gathered}$ | $\begin{gathered} \text { STA } \\ B, A B L \end{gathered}$ | $\underset{\mathrm{B}, \mathrm{ABL}, \mathrm{X}}{\mathrm{STA}}$ | $\begin{gathered} \text { STA } \\ \text { B,ABS } \end{gathered}$ | $\begin{gathered} \text { STA } \\ \mathrm{B}, \mathrm{ABS}, \mathrm{X} \end{gathered}$ |
| 1110 | E |  | $\begin{gathered} \mathrm{ABS} \\ \mathrm{~B} \end{gathered}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1111 | F |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

INSTRUCTION CODE TABLE 10 (The first word's code of each instruction is 9116)

| $\text { D7-D4 } \begin{gathered} \text { Hexadecimal } \\ \text { notation } \\ \hline \end{gathered}$ |  | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 | 1010 | 1011 | 1100 | 1101 | 1110 | 1111 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| 0000 | 0 | $\begin{aligned} & \hline \hline \text { LDAB } \\ & \text { B,(DIR) } \end{aligned}$ | $\begin{gathered} \hline \mathrm{LDAB} \\ \mathrm{~B},(\mathrm{DIR}, \mathrm{X}) \end{gathered}$ | $\begin{gathered} \hline \hline \mathrm{LDAB} \\ \mathrm{~B}, \mathrm{~L}(\mathrm{DIR}) \end{gathered}$ | $\begin{aligned} & \hline \hline \mathrm{LDAB} \\ & \mathrm{~B}, \mathrm{SR} \end{aligned}$ | $\begin{gathered} \hline \hline \mathrm{LDAB} \\ \mathrm{~B},(\mathrm{SR}), \mathrm{Y} \end{gathered}$ |  | $\begin{gathered} \hline \hline \mathrm{LDAB} \\ \mathrm{~B}, \mathrm{ABS}, \mathrm{Y} \end{gathered}$ |  |  |  |  |  |  |  |  |  |
| 0001 | 1 | $\begin{gathered} \hline \text { LDA } \\ \mathrm{B},(\mathrm{DIR}) \end{gathered}$ | $\underset{\mathrm{B},(\mathrm{DR}, \mathrm{X}, \mathrm{X})}{\mathrm{LDA}}$ | $\begin{gathered} \mathrm{LDA} \\ \mathrm{LD}, \mathrm{LDR}) \end{gathered}$ | $\begin{aligned} & \text { LDA } \\ & \mathrm{B}, \mathrm{SR} \end{aligned}$ | $\begin{aligned} & \text { LDA } \\ & \text { B, }, \mathrm{SR}), \mathrm{Y} \end{aligned}$ |  | $\begin{gathered} \text { LDA } \\ B, A B S, Y \end{gathered}$ |  |  |  |  |  |  |  |  |  |
| 0010 | 2 | $\begin{gathered} \mathrm{ADD} \\ \mathrm{~B},(\mathrm{DIR}) \end{gathered}$ | $\underset{\mathrm{B},(\mathrm{DIR}, \mathrm{X})}{\mathrm{ADD}}$ | $\underset{\mathrm{B}, \mathrm{~L}(\mathrm{DR})}{\mathrm{ADD})}$ | $\begin{aligned} & \hline \mathrm{ADD} \\ & \mathrm{~B}, \mathrm{SR} \end{aligned}$ | $\begin{gathered} \mathrm{ADD} \\ \mathrm{~B},(\mathrm{SR}), \mathrm{Y} \end{gathered}$ |  | $\begin{gathered} \mathrm{ADD} \\ \mathrm{~B}, \mathrm{ABS}, \mathrm{Y} \end{gathered}$ |  | $\begin{gathered} \mathrm{ADD} \\ \mathrm{~B},(\mathrm{DR}), \mathrm{Y} \end{gathered}$ | $\begin{array}{\|c\|} \hline \mathrm{ADD} \\ \mathrm{~B}, \mathrm{~L}(\mathrm{DIR}), \mathrm{Y} \\ \hline \end{array}$ |  |  | $\begin{aligned} & \hline \mathrm{ADD} \\ & \mathrm{~B}, \mathrm{ABL} \end{aligned}$ | $\underset{B, A B L, \mathrm{C}}{\mathrm{ADC}}$ |  |  |
| 0011 | 3 | $\begin{gathered} \mathrm{SUB} \\ \mathrm{~B},(\mathrm{DIR}) \end{gathered}$ | $\underset{\mathrm{B},(\mathrm{DIR}, \mathrm{X})}{\mathrm{SUB}}$ | $\begin{gathered} \hline \text { SUB } \\ \mathrm{B}, \mathrm{~L}(\mathrm{DIR}) \end{gathered}$ | $\begin{aligned} & \text { SUB } \\ & \mathrm{B}, \mathrm{SR} \end{aligned}$ | $\underset{\mathrm{B},(\mathrm{SR}), \mathrm{Y}}{\mathrm{SUB}}$ |  | $\begin{gathered} \mathrm{SUB} \\ \mathrm{~B}, \mathrm{ABS}, \mathrm{Y} \end{gathered}$ |  | $\underset{\mathrm{B},(\mathrm{DIR}), \mathrm{Y}}{\mathrm{SUB}}$ | $\begin{gathered} \mathrm{SUB} \\ \mathrm{~B}, \mathrm{~L}(\mathrm{DIR}), \mathrm{Y} \end{gathered}$ |  |  | $\begin{aligned} & \hline \text { SUB } \\ & B, A B L \end{aligned}$ | $\underset{\mathrm{B}, \mathrm{ABL}, \mathrm{X}}{\mathrm{SUB}}$ |  |  |
| 0100 | 4 | $\begin{gathered} \text { CMP } \\ \text { B,(DIR) } \end{gathered}$ | $\underset{\mathrm{B},(\mathrm{DIR}, \mathrm{X})}{\mathrm{CMP}}$ | $\underset{\text { B,L(DR) }}{\text { B/L }}$ | $\begin{aligned} & \text { CMP } \\ & B, S R \end{aligned}$ | $\underset{\mathrm{B},(\mathrm{SR}), \mathrm{Y}}{\mathrm{CMP}}$ |  | $\begin{gathered} \mathrm{CMP} \\ \mathrm{~B}, \mathrm{ABS}, \mathrm{Y} \end{gathered}$ |  | $\underset{\mathrm{B},(\mathrm{DIR}), \mathrm{Y}}{\mathrm{CMP}}$ | $\begin{array}{c\|} \mathrm{CMP} \\ \mathrm{~B}, \mathrm{~L}(\mathrm{DIR}), \mathrm{Y} \\ \hline \end{array}$ |  |  | $\begin{aligned} & \mathrm{CMP} \\ & \mathrm{~B}, \mathrm{ABL} \end{aligned}$ | $\begin{gathered} \mathrm{CMP} \\ \mathrm{~B}, \mathrm{ABL}, \mathrm{X} \end{gathered}$ |  |  |
| 0101 | 5 | $\begin{gathered} \hline \text { ORA } \\ \text { B,(DIR) } \end{gathered}$ | $\begin{gathered} \text { ORA } \\ \mathrm{B},(\mathrm{DIR}, \mathrm{X}) \end{gathered}$ | $\begin{gathered} \text { ORA } \\ \text { B,L(DR) } \end{gathered}$ | $\begin{aligned} & \text { ORA } \\ & \mathrm{B}, \mathrm{SR} \end{aligned}$ | $\begin{gathered} \text { ORA } \\ \mathrm{B},(\mathrm{SR}), \mathrm{Y} \end{gathered}$ |  | $\begin{gathered} \hline \mathrm{ORA} \\ \mathrm{~B}, \mathrm{ABS}, \mathrm{Y} \end{gathered}$ |  | $\begin{gathered} \text { ORA } \\ \mathrm{B},(\mathrm{DIR}), \mathrm{Y} \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { ORA } \\ B, L(\mathrm{DR}), \mathrm{Y} \end{array}$ |  |  | $\begin{aligned} & \hline \mathrm{ORA} \\ & \mathrm{~B}, \mathrm{ABL} \end{aligned}$ | $\begin{gathered} \hline \text { ORA } \\ \mathrm{B}, \mathrm{ABL}, \mathrm{X} \end{gathered}$ |  |  |
| 0110 | 6 | $\begin{gathered} \text { AND } \\ \text { B,(DIR) } \end{gathered}$ | $\begin{gathered} \mathrm{AND} \\ \mathrm{~B},(\mathrm{DIR}, \mathrm{X}) \end{gathered}$ | $\begin{gathered} \hline \text { AND } \\ \mathrm{B}, \mathrm{~L}(\mathrm{DIR}) \end{gathered}$ | $\begin{aligned} & \text { AND } \\ & \mathrm{B}, \mathrm{SR} \end{aligned}$ | $\begin{aligned} & \mathrm{AND} \\ & \mathrm{~B},(\mathrm{SR}), \mathrm{Y} \end{aligned}$ |  | $\begin{aligned} & \text { AND } \\ & B, A B S, Y \end{aligned}$ |  | $\begin{gathered} \text { AND } \\ \mathrm{B},(\mathrm{DR}), \mathrm{Y} \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { AND } \\ \mathrm{B}, \mathrm{~L}(\mathrm{DiR}), \mathrm{Y} \end{array}$ |  |  | $\begin{aligned} & \hline \text { AND } \\ & \mathrm{B}, \mathrm{ABL} \end{aligned}$ | $\begin{gathered} \mathrm{AND} \\ \mathrm{~B}, \mathrm{ABL}, \mathrm{X} \end{gathered}$ |  |  |
| 0111 | 7 | $\begin{gathered} \mathrm{EOR} \\ \mathrm{~B},(\mathrm{DIR}) \end{gathered}$ | $\begin{gathered} \mathrm{EOR} \\ \mathrm{~B},(\mathrm{DIR}, \mathrm{X}) \end{gathered}$ | $\begin{gathered} \mathrm{EOR} \\ \mathrm{~B}, \mathrm{~L}(\mathrm{DIR}) \end{gathered}$ | $\begin{aligned} & \hline \mathrm{EOR} \\ & \mathrm{~B}, \mathrm{SR} \end{aligned}$ | $\begin{gathered} \mathrm{EOR} \\ \mathrm{~B},(\mathrm{SR}), \mathrm{Y} \end{gathered}$ |  | $\begin{gathered} \hline \mathrm{EOR} \\ \mathrm{~B}, \mathrm{ABS}, \mathrm{Y} \end{gathered}$ |  | $\begin{gathered} \mathrm{EOR} \\ \mathrm{~B},(\mathrm{DIR}), \mathrm{Y} \end{gathered}$ | $\begin{array}{c\|} \hline \mathrm{EOR} \\ \mathrm{~B}, \mathrm{~L}(\mathrm{DIR}), \mathrm{Y} \end{array}$ |  |  | $\begin{aligned} & \hline \text { EOR } \\ & B, A B L \end{aligned}$ | $\begin{gathered} \mathrm{EOR} \\ \mathrm{~B}, \mathrm{ABL}, \mathrm{X} \end{gathered}$ |  |  |
| 1000 | 8 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1001 | 9 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1010 | A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1011 | B |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1100 | C | $\begin{gathered} \text { STAB } \\ \text { B,(DIR) } \end{gathered}$ | $\begin{gathered} \text { STAB } \\ \mathrm{B},(\mathrm{DIR}, \mathrm{X}) \end{gathered}$ | $\begin{gathered} \text { STAB } \\ \text { B,L(DR) } \end{gathered}$ | $\begin{aligned} & \text { STAB } \\ & \mathrm{B}, \mathrm{SR} \end{aligned}$ | $\begin{gathered} \text { STAB } \\ \mathrm{B},(\mathrm{SR}), \mathrm{Y} \end{gathered}$ |  | $\begin{aligned} & \text { STAB } \mathrm{B}, \mathrm{ABS}, \mathrm{Y} \end{aligned}$ |  |  |  |  |  |  |  |  |  |
| 1101 | D | $\begin{gathered} \text { STA } \\ \text { B,(DIR) } \end{gathered}$ | $\begin{gathered} \text { STA } \\ \mathrm{B},(\mathrm{DIR}, \mathrm{X}) \end{gathered}$ | $\begin{gathered} \text { STA } \\ \mathrm{B}, \mathrm{LDR}) \end{gathered}$ | $\begin{aligned} & \text { STATA } \\ & \text { B,SR } \end{aligned}$ | $\begin{gathered} \text { STA } \\ \mathrm{B},(\mathrm{SR}), \mathrm{Y} \end{gathered}$ |  | $\begin{gathered} \hline \text { STA } \\ \mathrm{B}, \mathrm{ABS}, \mathrm{Y} \end{gathered}$ |  |  |  |  |  |  |  |  |  |
| 1110 | E |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1111 | F |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## APPENDIX

Appendix 5. Hexadecimal instruction code table
INSTRUCTION CODE TABLE 11 (The first word's code of each instruction is A116)

| $\underbrace{\text { D3-D0 }}_{\substack{\text { D7-D } \\ \text { Hexadecimal } \\ \text { notation }}}$ |  | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 | 1010 | 1011 | 1100 | 1101 | 1110 | 1111 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| 0000 | 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0001 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0010 | 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0011 | 3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0100 | 4 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0101 | 5 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0110 | 6 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0111 | 7 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1000 | 8 | $\begin{gathered} \mathrm{ADC} \\ \mathrm{~B},(\mathrm{DIR}) \end{gathered}$ | $\underset{\mathrm{B},(\mathrm{DR}, \mathrm{X})}{\mathrm{ADC}}$ | $\begin{gathered} \text { ADC } \\ \mathrm{B}, \mathrm{~L}(\mathrm{DIR}) \end{gathered}$ | $\begin{aligned} & A D C \\ & B, S R \end{aligned}$ | $\begin{gathered} \mathrm{ADC} \\ \mathrm{~B},(\mathrm{SR}), \mathrm{Y} \end{gathered}$ |  | $\begin{gathered} \text { ADC } \\ B, A B S, Y \end{gathered}$ |  | $\begin{gathered} \mathrm{ADC} \\ \mathrm{~B},(\mathrm{DR}), \mathrm{Y} \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { ADC } \\ \text { B,L(DIR),Y } \end{array}$ | $\begin{aligned} & \text { ADC } \\ & \text { B,DIR } \end{aligned}$ | $\underset{B, D R, x}{A D C}$ | $\begin{gathered} \text { ADC } \\ B, A B L \end{gathered}$ | $\begin{gathered} \text { ADC } \\ \mathrm{B}, \mathrm{ABL}, \mathrm{X} \end{gathered}$ | $\begin{gathered} \text { ADC } \\ B, A B S \end{gathered}$ | $\underset{B, A B C, X}{A D C}$ |
| 1001 | 9 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1010 | A | $\underset{\mathrm{B},(\mathrm{DIR})}{\mathrm{SBC}}$ | $\underset{\mathrm{B},(\mathrm{DIR}, \mathrm{X})}{\mathrm{SBC}}$ | $\begin{gathered} \mathrm{SBC} \\ \mathrm{~B}, \mathrm{~L}(\mathrm{DIR}) \end{gathered}$ | $\begin{aligned} & \mathrm{SBC} \\ & \mathrm{~B}, \mathrm{~S} \end{aligned}$ | $\underset{\mathrm{B},(\mathrm{SR}), \mathrm{Y}}{\mathrm{SBC}}$ |  | $\begin{gathered} \mathrm{SBC} \\ \mathrm{~B}, \mathrm{ABS}, \mathrm{Y} \end{gathered}$ |  | $\begin{gathered} \mathrm{SBC} \\ \mathrm{~B},(\mathrm{DR}), \mathrm{Y} \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { SBC } \\ B, L(\mathrm{DIR}), \mathrm{Y} \end{array}$ | $\begin{aligned} & \text { SBC } \\ & \mathrm{B}, \mathrm{DIR} \end{aligned}$ | $\begin{gathered} \mathrm{SBC} \\ \mathrm{~B}, \mathrm{DR}, \mathrm{X} \end{gathered}$ | $\begin{gathered} \mathrm{SBC} \\ \mathrm{~B}, \mathrm{ABL} \end{gathered}$ | $\underset{\mathrm{B}, \mathrm{ABL}, \mathrm{X}}{\mathrm{SBC}}$ | $\underset{\mathrm{B}, \mathrm{ABS}}{\mathrm{SBC}}$ | $\underset{\mathrm{B}, \mathrm{ABS}, \mathrm{X}}{\mathrm{SBC}}$ |
| 1011 | B |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1100 | C |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1101 | D |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1110 | E |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1111 | F |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

INSTRUCTION CODE TABLE 12 (The first word's code of each instruction is B116)

| $\text { D7-D4 } \quad \text { nexadecimal }$ |  | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 | 1010 | 1011 | 1100 | 1101 | 1110 | 1111 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| 0000 | 0 |  |  | $\begin{gathered} \hline \begin{array}{c} \text { TBD, } \\ \text { IMP } \end{array} \end{gathered}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0001 | 1 |  |  | $\begin{gathered} \mathrm{TBD,1} \\ \mathrm{IMPD} \end{gathered}$ |  |  |  |  |  |  |  | $\begin{aligned} & \hline \text { ADCB } \\ & \text { B,IMM } \end{aligned}$ | $\begin{aligned} & \hline \text { SBCB } \\ & \text { B,IMM } \end{aligned}$ |  |  |  |  |
| 0010 | 2 |  |  | $\begin{gathered} \hline \text { TBD,2 } \\ \text { IMP } \end{gathered}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0011 | 3 |  |  | $\begin{gathered} \text { TBD, } 3 \\ \text { IMP } \end{gathered}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0100 | 4 |  |  | $\begin{gathered} \text { TDB,0 } \\ \text { IMP } \end{gathered}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0101 | 5 |  |  | $\begin{gathered} \mathrm{T} \mathrm{TDB}, 1 \\ \mathrm{IMP} \end{gathered}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0110 | 6 |  |  | $\begin{gathered} \text { TDB,2 } \\ \text { IMP } \end{gathered}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0111 | 7 |  |  | $\begin{gathered} \hline \begin{array}{c} \mathrm{TDB}, 3 \\ \mathrm{IMP} \end{array} \end{gathered}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1000 | 8 |  |  | $\begin{aligned} & \text { TBS } \\ & \hline \mathrm{MP} \end{aligned}$ |  |  |  |  | $\begin{aligned} & \text { ADC } \\ & \text { B,IMM } \end{aligned}$ |  |  |  |  |  |  |  |  |
| 1001 | 9 |  |  | $\begin{aligned} & \text { TSB } \\ & \text { IMP } \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1010 | A |  |  |  |  |  |  |  | $\begin{gathered} \mathrm{SBC} \\ \mathrm{~B}, \mathrm{IMM} \end{gathered}$ |  |  |  |  |  |  |  |  |
| 1011 | B |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1100 | C |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1101 | D |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1110 | E |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1111 | F |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Appendix 5. Hexadecimal instruction code table
INSTRUCTION CODE TABLE 13 (The first word's code of each instruction is C116)


## INSTRUCTION CODE TABLE 14 (The first word's code of each instruction is D116)



## APPENDIX

Appendix 6. Machine instructions

## Appendix 6. Machine instructions

Note: For an instruction of which "Operation length (Bit)" $=16 / 8$ is executed in the bit length described below.

- 16-bit length when $m=0$ or $x=0$.
- 8 -bit length when $m=1$ or $x=1$.

For an instruction of which "Operation length (Bit)" $=8$ or 32 is executed in 8 -bit or 32-bit length regardless of the contents of flags $m$ and $x$.

| Symbol | Description | Symbol | Description |
| :---: | :---: | :---: | :---: |
| IMP <br> IMM <br> A <br> DIR <br> DIR, $X$ <br> DIR, Y <br> (DIR) <br> (DIR, X) <br> (DIR), Y <br> L(DIR) <br> L(DIR), Y <br> ABS <br> ABS, X <br> ABS, $Y$ <br> ABL <br> ABL, X <br> (ABS) <br> L(ABS) <br> (ABS, X) <br> STK <br> REL <br> DIR, b, R <br> ABS, b, R <br> SR <br> (SR), Y <br> BLK <br> Multiplied accumulation op <br> n <br> \# <br> C <br> Z <br> I <br> D <br> x <br> m <br> V <br> N <br> IPL <br> $+$ <br> - <br> $\times$ <br> $\div$ <br> $\wedge$ <br> $v$ <br> $\forall$ <br> \|| <br> $\rightarrow$ <br> $\leftarrow$ <br> $\Leftrightarrow$ <br> Acc <br> Ассн <br> Accl <br> A <br> Ан <br> AL <br> B <br> Bн <br> BL | Implied addressing mode <br> Immediate addressing mode <br> Accumulator addressing mode <br> Direct addressing mode <br> Direct indexed X addressing mode <br> Direct indexed $Y$ addressing mode <br> Direct indirect addressing mode <br> Direct indexed X indirect addressing mode <br> Direct indirect indexed Y addressing mode <br> Direct indirect long addressing mode <br> Direct indirect long indexed Y addressing mode <br> Absolute addressing mode <br> Absolute indexed X addressing mode <br> Absolute indexed $Y$ addressing mode <br> Absolute long addressing mode <br> Absolute long indexed X addressing mode <br> Absolute indirect addressing mode <br> Absolute indirect long addressing mode <br> Absolute indexed X indirect addressing mode <br> Stack addressing mode <br> Relative addressing mode <br> Direct bit relative addressing mode <br> Absolute bit relative addressing mode <br> Stack pointer relative addressing mode <br> Stack pointer relative indirect indexed Y addressing <br> mode <br> Block transfer addressing mode <br> Multiplied accumulation addressing mode <br> Instruction code (Op code) <br> Number of cycles <br> Number of bytes <br> Carry flag <br> Zero flag <br> Interrupt disable flag <br> Decimal operation mode flag <br> Index register length selection flag <br> Data length selection flag <br> Overflow flag <br> Negative flag <br> Processor interrupt priority level <br> Addition <br> Subtraction <br> Multiplication <br> Division <br> Logical AND <br> Logical OR <br> Logical exclusive OR <br> Absolute value <br> Negation <br> Movement to the arrow direction <br> Movement to the arrow direction <br> Exchange <br> Accumulator <br> Accumulator's high-order 8 bits <br> Accumulator's low-order 8 bits <br> Accumulator A <br> Accumulator A's high-order 8 bits <br> Accumulator A's low-order 8 bits <br> Accumulator B <br> Accumulator B's high-order 8 bits <br> Accumulator B's low-order 8 bits | E <br> Ен <br> EL <br> X <br> $X_{H}$ <br> XL <br> Y <br> Y <br> YL <br> S <br> REL <br> PC <br> РСн <br> PCL <br> PG <br> DT <br> DPR0 <br> DPROH <br> DPROL <br> DPRn <br> DPRnн <br> DPRnL <br> PS <br> PSH <br> PSL <br> PSL(bit n) <br> M <br> M(S) <br> M(bit n) <br> Mn <br> IMM <br> IMMn <br> IMMH <br> IMML <br> ADн <br> ADm <br> ADL <br> EAR <br> EARH <br> EARL <br> imm <br> $\mathrm{imm}_{n}$ <br> dd <br> i <br> $i_{1}$, i2 <br> source <br> dest | Accumulator E <br> Accumulator E's high-order 16 bits (Accumulator B) <br> Accumulator E's low-order 16 bits (Accumulator A) <br> Index register X <br> Index register X 's high-order 8 bits <br> Index register X's low-order 8 bits <br> Index register $Y$ <br> Index register Y's high-order 8 bits <br> Index register Y's low-order 8 bits <br> Stack pointer <br> Relative address <br> Program counter <br> Program counter's high-order 8 bits <br> Program counter's low-order 8 bits <br> Program bank register <br> Data back register <br> Direct page register 0 <br> Direct page register 0's high-order 8 bits <br> Direct page register 0's low-order 8 bits <br> Direct page register $n$ <br> Direct page register n's high-order 8 bits <br> Direct page register n's low-order 8 bits <br> Processor status register <br> Processor status register's high-order 8 bits <br> Processor status register's low-order 8 bits <br> nth bit in processor status register <br> Contents of memory <br> Contents of memory at address indicated by stack <br> pointer <br> nth bit of memory <br> n-bit memory's address or contents <br> Immediate value (8 bits or 16 bits) <br> $n$-bit immediate value <br> 16-bit immediate value's high-order 8 bits <br> 16-bit immediate value's low-order 8 bits <br> Value of 24-bit address's high-order 8 bits (A23-A16) <br> Value of 24-bit address's middle-order 8 bits ( $\mathrm{A}_{15}-\mathrm{A}_{8}$ ) <br> Value of 24-bit address's low-order 8 bits (A7-Ao) <br> Effective address (16 bits) <br> Effective address's high-order 8 bits <br> Effective address's low-order 8 bits <br> 8 -bit immediate value <br> n-bit immediate value <br> Displacement for DPR (8 bits or 16 bits) <br> Number of transfer bytes, rotation or repeated operations <br> Number of registers pushed or pulled <br> Operand to specify transfer source <br> Operand to specify transfer destination |

## APPENDIX

## Appendix 6. Machine instructions

7900 Series Machine Instructions

| Symbol | Function | Operation <br> length (Bit) | Addressing Modes |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | IMM |  |  |  | \| DIR | DIR, X |  |  | DIR, Y |  | (DIR) ${ }^{\text {( }}$ |  | (DIR, X) | ( DIR ), Y | ), Y L(DIR | L(DIR) | L(DIR), Y |  |
|  |  |  | op n | \# op n | \# |  |  | \# OP | p n \# | \# op | op n | \# op | Op n | \# Op | op n \# | \# op n | \# op n | n \# | op n \# | \# |
| ABS <br> (Note 1) | Acc $\leftarrow\|A c c\|$ | 16/8 |  |  |  | E1 3 <br>   <br> 81 4 <br> E1  4 | 1 4 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ABSD | $\mathrm{E} \leftarrow\|\mathrm{E}\|$ | 32 |  |  |  | ( 3131 <br> 90 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ADC <br> (Notes 1 and <br> 2) | $A c c \leftarrow A c c+M+C$ | 16/8 |  | 31 3  <br> 87   <br> 81   <br> 87 3  |  |  |  |  |  |  | 3 |  |  | 21 7 <br> 80 7 <br> $A_{1}$  <br> 80  <br> 80  |  |  | 3 21 8 <br> 88   <br>  88  | 321 9  <br> 882   <br> 3 $A 1$ 11 <br>  82  | 93 113 |  | 23 |
| ADCB (Note 1) | $\mathrm{AccL} \leftarrow \mathrm{AccL}+\mathrm{IMM} 8+\mathrm{C}$ | 8 |  | 31   <br> $1 A$ 3  <br> $B 1$   <br> $1 A$ 3  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ADCD | $E \leftarrow E+M 32+C$ | 32 |  | $\mathrm{Cl}_{31}^{31} 14$ |  |  |  |  | $3{ }^{3}$21 <br> 98 <br> 8 | B 8 8 ${ }^{3}$ |  |  | 21 | $\underbrace{21} 90$ | $\underbrace{3}$3 <br> 91 <br> 91 |  |  |  | ${ }^{11} 3$ |  |  |
| ADD <br> (Notes 1 and <br> 2) | $A c c \leftarrow A c c+M$ | 16/8 |  | 26 1 <br> 81  <br> 26  <br> 2  | 2 <br> 3 |  |  | $2 A$ 3 2 <br> 81   <br> $2 A$   $4^{4} 308$ | 2 28.8 | $\begin{array}{l\|l\|} \hline 81 & 4 \\ 81 & 5 \end{array}$ | 2 |  |  | 11   <br> 20 6  <br> 91   <br> 20 6  <br> 20   | 3 11 <br> 21  <br> 21  <br> 3 91 <br>  21 | $\begin{array}{lllllll}1 \\ 21 & 7 & 3 \\ & 3 \\ 91 & & 7 \\ 21 & 7 & 3\end{array}$ |  | 3 11 8 <br> 22   <br> 3 91 8 <br> 22 8  | 83 83 |  | 3 3 |
| ADDB (Note 1) | AccL $\leftarrow$ Accl $+\mathrm{IMM8}$ | 8 |  | 29 1 <br> 81  <br> 29 2 <br> 29  | 2 <br> 3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ADDD | $E \leftarrow E+M 32$ | 32 |  | $203$ | 5 |  |  | 9A 6.2 | $2 \mid 9 B$ | BB 7 |  |  |  | (1190 90 | 33 <br>  1 |  |  | $00_{3}$11 <br> 92 <br> 92 | $113$ | (11 <br> 99 |  |
| ADDM (Note 3) | $\mathrm{M} \leftarrow \mathrm{M}+\mathrm{IMM}$ | 16/8 |  |  |  |  |  |  | $4$ |  |  |  |  |  |  |  |  |  |  |  |  |
| ADDMB | $\mathrm{M} 8 \leftarrow \mathrm{M} 8+\mathrm{IMM} 8$ | 8 |  |  |  |  |  |  | 4 |  |  |  |  |  |  |  |  |  |  |  |  |
| ADDMD | M $32 \leftarrow$ M $32+\mathrm{IMM} 32$ | 32 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ADDS | $\mathrm{S} \leftarrow \mathrm{S}+\mathrm{IMM8}$ | 16 |  | $\square_{31}^{31} \mathrm{OA}^{2}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ADDX | $\mathrm{X} \leftarrow \mathrm{X}+\mathrm{IMM}$ (IMM = 0 to 31) | 16/8 |  | 012 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ADDY <br> (Note 4) | $\mathrm{Y} \leftarrow \mathrm{Y}+\mathrm{IMM}(\mathrm{IMM}=0$ to 31) | 16/8 |  | $\begin{array}{\|c\|c\|} \hline 01 & 2 \\ 20 & 2 \\ + & \\ \text { imm } \\ \hline \end{array}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |





| Symbol | Function | Operation <br> length (Bit) | Addressing Modes |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | IMP |  | IMM |  | A |  | DIR |  | DIR, X |  | DIR, Y |  | (DIR) |  | (DIR, X) |  | (DIR), Y |  |  | L(DIR) |  | L(DIR), Y |  |
|  |  |  | op $n$ | n \# | op n | \# | op n \# | \# 0 | op n | \# | n | \# | op n | \# | op $n$ | \# | op $n$ | n \# | op |  | \# | op n | \# |  | \# |
| ASRD \#n (Note 4) | Arithmetic shift to the right by n bits $\begin{aligned} & (\mathrm{n}=0 \text { to } 31) \\ & \left.\quad \begin{array}{l} \mathrm{E} \\ \quad \square \mathrm{~b} 31 \end{array} \ldots \right\rvert\, \mathrm{b} 0 \\ & \square \end{aligned}$ | 32 |  |  |  |  | $\begin{array}{\|l\|l\|l} \hline \text { D1 } & 8 & 2 \\ 80 & + & \\ +i m m \\ \text { imm } & \end{array}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BBC <br> (Note 3) | $\begin{aligned} & \text { if } M(\text { bit } n)=0 \\ & \text { then } P C \leftarrow P C+c n t+R E L(-128 \\ & \text { to }+127) \\ & \text { (cnt: Number of bytes of instruction) } \end{aligned}$ | 16/8 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BBCB | $\begin{aligned} & \text { if M8(bit } n)=0 \\ & \text { then PC } \leftarrow P C+c n t+\text { REL }(-128 \\ & \text { to }+127) \\ & \text { (cnt: Number of bytes of instruction) } \end{aligned}$ | 8 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BBS <br> (Note 3) | $\begin{aligned} & \text { if } \mathrm{M}(\text { bit } \mathrm{n})=1 \\ & \text { then } \mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{cnt}+\mathrm{REL}(-128 \\ & \text { to }+127) \\ & \text { (cnt: Number of bytes of instruction) } \end{aligned}$ | 16/8 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BBSB | $\begin{aligned} & \text { if M8(bit n) }=1 \\ & \text { then PC } \leftarrow \text { PC }+ \text { cnt }+ \text { REL ( }-128 \text { to } \\ & +127 \text { ) } \\ & \text { (cnt: Number of bytes of instruction) } \end{aligned}$ | 8 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BCC | $\text { if } C=0$ <br> then $\mathrm{PC} \leftarrow \mathrm{PC}+2+\mathrm{REL}(-128$ to +127) | - |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BCS | $\text { if } C=1$ <br> then $\mathrm{PC} \leftarrow \mathrm{PC}+2+\mathrm{REL}(-128$ to +127) | - |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BEQ | $\begin{aligned} & \text { if } Z=1 \\ & \text { then } P C \leftarrow P C+2+R E L(-128 \text { to } \\ & +127) \end{aligned}$ | - |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BGE | ```if N}\forall\textrm{V}= then PC}\leftarrowPC + 2 + REL (-128 to +127)``` | - |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BGT | if $Z=0$ and $N \forall V=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+2+\mathrm{REL}$ (-128 to +127) | - |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BGTU | if $\mathrm{C}=1$ and $\mathrm{Z}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+2+\operatorname{REL}(-128$ to +127) | - |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BLE | if $Z=1$ or $N \forall V=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+2+\operatorname{REL}(-128$ to +127) | - |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BLEU | $\begin{aligned} & \text { if } C=0 \text { or } Z=1 \\ & \text { then } P C \leftarrow P C+2+\operatorname{REL}(-128 \text { to } \\ & +127) \end{aligned}$ | - |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BLT | $\begin{aligned} & \text { if } \mathrm{N} \forall V=1 \\ & \text { then } P C \leftarrow P C+2+\operatorname{REL}(-128 \text { to } \\ & +127) \end{aligned}$ | - |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |



| Symbol | Function | Operation length (Bit) | Addressing Modes |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | IMP |  | IMM |  | A |  | DIR |  | DIR, X | DIR, Y |  | (DIR) |  | (DIR, X) |  | X) (DIR), Y | L(DIR) |  | L(DIR), Y |  |
|  |  |  | op $n$ | \# | op n | \# Op | op n | \# | op n | \# |  | op | - | op n | \# 0 | P n | \# | n | op | n \# | op n | \# |
| BMI | $\begin{aligned} & \text { if } \mathrm{N}=1 \\ & \text { then } \mathrm{PC} \leftarrow \mathrm{PC}+2+\mathrm{REL}(-128 \text { to } \\ & +127) \end{aligned}$ | - |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BNE | ```if Z = 0 then PC\leftarrowPC + 2 + REL (-128 to +127)``` | - |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BPL | ```if N=0 then PC}\leftarrowPC+2+REL (-128 to +127)``` | - |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BRA/BRAL <br> (Note 5) | ```PC}\leftarrowPC + cn t + REL (BRA:-128 to +127, BRAL: -32768 to +32767) (cnt: Number of bytes of instruction) PG}\leftarrowPG+ (When carry occurs) PG\leftarrowPG - 1 (When borrow occurs)``` | - |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BRK (Note 6) | $\begin{aligned} & \mathrm{PC} \leftarrow \mathrm{PC}+2 \\ & \mathrm{M}(\mathrm{~S}) \leftarrow \mathrm{PG} \\ & \mathrm{~S} \leftarrow \mathrm{~S}-1 \\ & \mathrm{M}(\mathrm{~S}) \leftarrow \mathrm{PCH} \\ & \mathrm{~S} \leftarrow \mathrm{~S}-1 \\ & \mathrm{M}(\mathrm{~S}) \leftarrow \mathrm{PCL} \\ & \mathrm{~S} \leftarrow \mathrm{~S}-1 \\ & \mathrm{M}(\mathrm{~S}) \leftarrow \mathrm{PSH} \\ & \mathrm{~S} \leftarrow \mathrm{~S}-1 \\ & \mathrm{M}(\mathrm{~S}) \leftarrow \mathrm{PSL} \\ & \mathrm{~S} \leftarrow \mathrm{~S}-1 \\ & \mathrm{~L} \leftarrow \\ & \mathrm{PCL} \leftarrow \mathrm{ADL} \\ & \mathrm{PCH} \mathrm{ADM} \\ & \mathrm{PG} \leftarrow 0016 \text { or } \mathrm{FF}_{16} \end{aligned}$ | - |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BSC (Note 7) | if $A($ bit $n)$ or $M($ bit $n)=0$ ( $\mathrm{n}=0$ to 15 ), then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{cnt}+$ REL ( -128 to +127 ) (cnt: Number of bytes of instruction) | 16/8 |  |  |  |  | $\begin{array}{\|c} \left(\left.\begin{array}{c} 10 \\ A 0 \\ + \\ n \\ n \end{array} \right\rvert\,\right. \\ \hline \end{array}$ |  | $\left.\begin{array}{\|c\|} \hline 71 \\ A 0 \\ A 0 \\ + \\ \mathrm{n} \end{array}{ }^{11} \right\rvert\,$ | 4 |  |  |  |  |  |  |  |  |  |  |  |  |
| BSR | $\begin{aligned} & (\mathrm{S}) \leftarrow \mathrm{PC}+2 \\ & \mathrm{PC} \leftarrow \mathrm{PC}+2+\mathrm{REL}(-1024 \text { to } \\ & +1023) \end{aligned}$ | - |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BSS (Note 7) | if A (bit n$)$ or $\mathrm{M}($ bit n$)=1$ ( $\mathrm{n}=0$ to 15), then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{cnt}+\mathrm{REL}$ $(-128$ to +127$)$ (cnt: Number of bytes of instruction) | 16/8 |  |  |  |  | $\left.\begin{array}{\|c} 01 \\ 80 \\ 8 \\ + \\ n \\ n \end{array} \right\rvert\,$ |  | $\left.\begin{array}{\|c\|} \hline 71 \\ 80 \\ \hline \\ + \\ n \\ n \end{array} \right\rvert\,$ | 4 |  |  |  |  |  |  |  |  |  |  |  |  |
| BVC | ```if V=0 then PC}\leftarrowPPC+2+REL (-128 to +127)``` | - |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BVS | ```if V =1 then PC\leftarrowPC + 2 + REL (-128 to +127)``` | - |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |



| Symbol | Function | Operation length (Bit) | Addressing Modes |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | IMP |  | IMM |  | A | DIR |  | DIR, X |  | DIR, Y |  | (DIR) |  | (DIR, X) | (DIR), Y |  | L(DIR) |  | L(DIR), Y |
|  |  |  | Op ${ }^{\text {n }}$ | \# | Op n | \# op | op n \# | \# op n | n \# | Op n | \# op | Op n \# | \# op | Op n \# | \# op | op n \# | \# Op n | n \# 0 | op n \| | \# Op | op n \| $\#$ |
| CBEQ <br> (Notes 1 and <br> 3) | $\begin{array}{\|l\|} \text { if } A c c=I M M \text { or } M=I M M \\ \text { then PC } \leftarrow P C+c n t+R E L(-128 \text { to } \\ +127) \\ \text { (cnt: Number of bytes of instruction) } \end{array}$ | 16/8 |  |  |  |  | $\begin{array}{\|l\|l\|l\|} \hline A 6 & 6 & 3 \\ \hline 81 & 7 & 4 \\ A 6 & & \\ \hline \end{array}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CBEQB <br> (Note 1) | ```if AccL= IMM8 or M8 = IMM8 then PC}\leftarrow\textrm{PC}+\textrm{cnt}+\textrm{REL}(-128 t +127) (cnt: Number of bytes of instruction)``` | 8 |  |  |  |  | $\begin{array}{\|l\|l\|l\|} \hline \text { A2 } & 6 & 3 \\ \hline 81 & 7 \\ \hline \text { A2 } & \\ \hline \end{array}$ | $3^{3} 4^{62} 8$ | 84 |  |  |  |  |  |  |  |  |  |  |  |  |
| CBNE <br> (Notes 1 and <br> 3) | ```if Acc = IMM or M = IMM then PC}\leftarrowPC+cnt + REL (-128 to +127) (cnt: Number of bytes of instruction)``` | 16/8 |  |  |  |  | $\begin{array}{\|l\|l\|l\|} \hline 86 & 6 & 3 \\ \hline 81 & 7 & 4 \\ 86 & & \\ \hline \end{array}$ |  | $95$ |  |  |  |  |  |  |  |  |  |  |  |  |
| CBNEB <br> (Note 1) | ```if Accl_ IMM8 or M8 = IMM8 then PC}\leftarrow\textrm{PC}+cnt+REL(-128 to +127) (cnt: Number of bytes of instruction)``` | 8 |  |  |  |  | $\begin{array}{\|l\|l\|} \hline B 2 & 6 \\ \hline 81 & 7 \\ B 2 & \\ \hline \end{array}$ | $\begin{array}{\|l\|l\|} \hline 3 & { }^{72} \\ 4 & 8 \\ 8 \end{array}$ | $\begin{array}{l\|l\|} \hline 8 & 4 \\ \hline \end{array}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| CLC | $C \leftarrow 0$ | - | 14 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CLI | $1 \leftarrow 0$ | - |  | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CLM | $\mathrm{m} \leftarrow 0$ | - |  | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CLP | $\begin{array}{\|l} \hline \text { PSL(bit } n) \leftarrow 0 \\ (\mathrm{n}=0 \text { to } 7 \text {. Multiple bits can } \\ \text { be specified.) } \end{array}$ | - |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CLR <br> (Note 1) | Acc $\leftarrow 0$ | 16/8 |  |  |  |  | 54 1  <br> 81   <br> 84 2  <br>    | $\begin{array}{\|c\|} \hline 2 \\ \hline 2 \\ \hline \end{array}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CLRB <br> (Note 1) | Acc $\leftarrow \leftarrow 00_{16}$ | 8 |  |  |  |  | $\begin{array}{\|l\|l\|} \hline 44 & 1 \\ \hline 81 & 2 \\ 44 & \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 1 \\ \hline 2 \\ \hline \end{array}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CLRM | $\mathrm{M} \leftarrow 0$ | 16/8 |  |  |  |  |  | D2 5 | $5{ }^{2}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| CLRMB | $\mathrm{M} 8 \leftarrow 00_{16}$ | 8 |  |  |  |  |  | $\text { C2 } 5$ | 52 |  |  |  |  |  |  |  |  |  |  |  |  |
| CLRX | $\mathrm{X} \leftarrow 0$ | 16/8 | E4 1 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CLRY | $\mathrm{Y} \leftarrow 0$ | 16/8 | $\text { F4 } 1$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |



## APPENDIX

## Appendix 6. Machine instructions
















| Symbol | Function | Operation length (Bit) | Addressing Modes |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | IMP |  | IMM |  | A | DIR |  | DIR, X |  | DIR, Y |  | (DIR) |  | (DIR, X) |  | (DIR), Y | L(DIR) |  | L(DR), Y |  |
|  |  |  | op | \# 0 | Op n \# | \# op | p n \# | op n | \# 0 | op n | \# Op | op n \# | \# Op | op n | \# op | p n | \# op | П \# | - | n \# |  | \# |
| PHX | $\begin{aligned} & X=0 \\ & M(S) \leftarrow X_{H} \\ & S \leftarrow S-1 \\ & M(S) \leftarrow X_{L} \\ & S \leftarrow S-1 \\ & X=1 \\ & M(S) \leftarrow X_{L} \\ & S \leftarrow S-1 \end{aligned}$ | 16/8 |  |  |  |  | I |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| PHY | $\begin{aligned} & X=0 \\ & M(S) \leftarrow Y H \\ & S \leftarrow S-1 \\ & M(S) \leftarrow Y L \\ & S \leftarrow S-1 \\ & X=1 \\ & M(S) \leftarrow Y L \\ & S \leftarrow S-1 \end{aligned}$ | 16/8 |  |  |  |  |  |  |  |  | \| |  |  |  |  |  |  |  |  |  |  |  |
| PLA | $\begin{aligned} & m=0 \\ & S \leftarrow S+1 \\ & A L \leftarrow M(S) \\ & S \leftarrow S+1 \\ & A H \leftarrow M(S) \\ & m=1 \\ & S \leftarrow S+1 \\ & A L \leftarrow M(S) \end{aligned}$ | 16/8 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| PLB | $\begin{aligned} & m=0 \\ & S \leftarrow S+1 \\ & B L \leftarrow M(S) \\ & S \leftarrow S+1 \\ & B H \leftarrow M(S) \\ & m=1 \\ & S \leftarrow S+1 \\ & B L \leftarrow M(S) \end{aligned}$ | 16/8 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| PLD | $\begin{aligned} & S \leftarrow S+1 \\ & \text { DPROL } \leftarrow M(S) \\ & S \leftarrow S+1 \\ & \text { DPROH } \leftarrow M(S) \end{aligned}$ | 16 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| PLD n <br> (Notes 11 and <br> 12) | $S \leftarrow S+1$ <br> DPRnL $\leftarrow M(S)$ $S \leftarrow S+1$ $\text { DPRnH } \leftarrow M(S) \quad(n=0 \text { to } 3)$ <br> When multiple DPRs are specified, the above operations are repeated. | 16 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| PLP <br> (Note 22) | $\begin{aligned} & \mathrm{S} \leftarrow \mathrm{~S}+1 \\ & \mathrm{PSL} \leftarrow \mathrm{M}(\mathrm{~S}) \\ & \mathrm{S} \leftarrow \mathrm{~S}+1 \\ & \mathrm{PSH} \leftarrow \mathrm{M}(\mathrm{~S}) \end{aligned}$ | 16 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| PLT | $\begin{aligned} & \mathrm{S} \leftarrow \mathrm{~S}+1 \\ & \mathrm{DT} \leftarrow \mathrm{M}(\mathrm{~S}) \end{aligned}$ | 8 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |






(

| Symbol | Function | Operation length (Bit) | Addressing Modes |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | IMP |  | IMM |  | O A | Oop C ( ${ }^{\text {D }}$ |  | DIR, |  | DIR, Y |  | (DIR) |  | (DIR, X) | (DIR), Y | $Y$ L(DIR) |  | L(DIR), Y |  |
|  |  |  |  | n \# | \# op n | - |  |  |  | ก\# |  | \# op | op | \# op | pp n \# | \# op n | \# op n | \# |  |  |
| RTI | $\begin{aligned} & \mathrm{S} \leftarrow \mathrm{~S}+1 \\ & \mathrm{PSL} \leftarrow \mathrm{M}(\mathrm{~S}) \\ & \mathrm{S} \leftarrow \mathrm{~S}+1 \\ & \mathrm{PSH} \leftarrow \mathrm{M}(\mathrm{~S}) \\ & \mathrm{S} \leftarrow \mathrm{~S}+1 \\ & \mathrm{PCL} \mathrm{\leftarrow M(S)} \\ & \mathrm{~S} \leftarrow \mathrm{~S}+1 \\ & \mathrm{PCH} \leftarrow \mathrm{M}(\mathrm{~S}) \\ & \mathrm{S} \leftarrow \mathrm{~S}+1 \\ & \mathrm{PG} \leftarrow \mathrm{M}(\mathrm{~S}) \end{aligned}$ | - |  |  | $1$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| RTL | $\begin{aligned} & S \leftarrow S+1 \\ & P C L \leftarrow M(S) \\ & S \leftarrow S+1 \\ & P C H \leftarrow M(S) \\ & S \leftarrow S+1 \\ & P G \leftarrow M(S) \end{aligned}$ | - |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| RTLD n (Notes 11 and 12) | $\begin{aligned} & S \leftarrow S+1 \\ & \text { DPRnL } \leftarrow M(S) \\ & S \leftarrow S+1 \\ & \text { DPRnH } \leftarrow M(S) \\ & S \leftarrow S+1 \\ & P C L \leftarrow M(S) \\ & S \leftarrow S+1 \\ & P C H \leftarrow M(S) \\ & S \leftarrow S+1 \\ & P G \leftarrow M(S) . \text { ( } n=0 \text { to } 3 \text {. Multiple DPRs } \\ & \text { can be specified. }) \\ & \hline \end{aligned}$ | 16 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| RTS | $\begin{aligned} & \mathrm{S} \leftarrow \mathrm{~S}+1 \\ & \mathrm{PCL} \leftarrow \mathrm{M}(\mathrm{~S}) \\ & \mathrm{S} \leftarrow \mathrm{~S}+1 \\ & \mathrm{PCH} \leftarrow \mathrm{M}(\mathrm{~S}) \end{aligned}$ | - | 84.7 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| RTSD $n$ (Notes 11 and 12) | $\begin{aligned} & S \leftarrow S+1 \\ & \text { DPRnL } \leftarrow M(S) \\ & S \leftarrow S+1 \\ & \text { DPRnH } \leftarrow M(S) \\ & S \leftarrow S+1 \\ & P C L \leftarrow M(S) \\ & S \leftarrow S+1 \\ & P C H \leftarrow M(S),(n=0 \text { to } 3 \text {. Multiple DPRs } \\ & \text { can be specified.) } \end{aligned}$ | 16 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| SBC <br> (Notes 1 and 2) | Acc ¢Acc - M - $\bar{C}$ | 16/8 |  |  | 31 3 <br> $A 7$  <br> 81  <br> B1 3 <br> $A 7$  | 3 |  |  | 1 5 3 <br> $A$ 3  <br> 1 7 3 <br> $A$ 3  |  $A B$ <br> $A 1$  <br> $A B$  | 3 |  |  |  |  |  |  |  |  | 21 10 <br> A9  <br>   <br> A1 12 <br> A9  | 3 <br> 3 |
| $\begin{aligned} & \text { SBCB } \\ & \text { (Note 1) } \end{aligned}$ | Accı $\leftarrow$ Acc $-\mathrm{IMM8}-\overline{\mathrm{C}}$ | 8 |  |  |  | 3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| SBCD | $\mathrm{E} \leftarrow \mathrm{E}-\mathrm{M} 32-\overline{\mathrm{C}}$ | 32 |  |  | $3^{31} 104$ | 6 |  | $\begin{array}{\|l\|} \hline 21 \\ \text { RA } \end{array}$ |  | $3 \underbrace{21} 888$ | 3 |  | $\begin{aligned} & 21 \\ & 80 \end{aligned}$ | 210 819 | $\left.\begin{array}{\|l\|l\|} \hline & 21 \\ & B 1 \end{array} \right\rvert\,$ | $21103$ |  |  | 13 | $\left\|\begin{array}{ll} 21 \\ B 9 \end{array}\right\| 12$ | 3 |
| SEC | $\mathrm{C} \leftarrow 1$ | - | 04 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| SEI | $\mathrm{F} \leftarrow 1$ | - | ${ }^{05}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |






(


|  |  |  |  |  |  |  |  |  |  |  |  | $\cdots *$ | $\cdots \cdots \cdots{ }^{-1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  | $\cdots \cdots \cdots{ }^{\prime \prime}$ |
|  |  |  |  |  |  |  |  |  |  |  |  |  | $\cdots \cdots \cdot{ }^{\prime \prime} \cdot$ |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |




## APPENDIX

## Appendix 6. Machine instructions

## Notes for machine instructions table

The table lists the minimum number of instruction cycles for each instruction. The number of cycle is changed by the following condition.

- The value of the low-order bytes of DPR (DPRnL)

The number of cycle of the addressing mode related with DPRn ( $n=0$ to 3 ) is applied when DPRn $=0$. When DPRn $\neq 0$, add 1 to the number of cycles.

- The number of bytes of instruction which fetched into the instruction queue buffer
- The address at read and write of memory (either even or odd)
- When the external area accessed in BYTE = Vcc level (at external data bus width 8 bits)
- The number of wait

Note 1. The op code at the upper row is used for accumulator A, and the op code at the lower row is used for accumulator B.

Note 2. When handing 16 -bit data with flag $\mathrm{m}=0$ in the immediate addressing mode, add 1 to the numder of bytes.

Note 3. When handing 16 -bit data with flag $\mathrm{m}=0$, add 1 to the numder of bytes.
Note 4. Imm is the immediate value specified with an operand (imm =0-31).

Note 5. The op code at the upper row is used for branching in the range of -128 to +127 , and the op code at the lower row is used for branching in the range of -32768 to +32767 .

Note 6. The BRK instruction is a instruction for debugger; it cannot be used.
Note 7. Any value from 0 through 15 is placed in an " $n$."
Note 8. When handling 16-bit data with flag $x=0$ in the immediate addressing mode, add 1 to the numder of bytes.

Note 9. The number of cycles is the case of the 16 -bit $\div 8$-bit operation. In the case of the 32 -bit $\div$ 16 -bit operation, add 8 to the number of cycles.

Note 10. When a zero division interrupt occurs, the number of cycles is 16 cycles. It is regardless of the data length.

Note 11. When placing a value in any of DPRs, the op code at the upper row is applied. When placing values to multiple DPRs, the op code at the lower row is applied. The letter "i" represents the number of DPRn specified: 1 to 4 .

Note 12. A "?" indicates to the value of 4 bits which the bit corressing to the specified DPRn becomes "1."

Note 13. When the source is in the immediate addressing mode and flag $m=0$, add $n(n=0$ to 15) to the number of bytes.

Note 14. The number of cycles of the case of the 8 -bit $\times 8$-bit operation. In the case of the 16 -bit $\times$ 16 -bit operation, add 4 to the number of cycles.

## APPENDIX

## Appendix 6. Machine instructions

Note 15. The number of cycles is the case where the number of bytes to be transferred (i) is even. When the number of bytes to be transferred (i) is odd, the number is calculated as; $5 \times i+10$

Note 16. The number of cycles is the case where the number of bytes to be transferred (i) is even. When the number of bytes to be transferred (i) is odd, the number is calculated as; $5 \times i+14$

Note that it is 10 cycles in the case of 1 -byte thanster.

Note 17. $\mathrm{i}_{1}$ is the number of registers to be stored among A, B, X, Y, DPRO, and PS. $\mathrm{i}_{2}$ is the number of registers to be stored between DT and PG.

Note 18. Letter " $\mathrm{i}_{1}$ " indicates the number of registers to be restored.

Note 19. The number of cycles is applied when flag $m=" 1$." When flag $m=" 0$," the number is calculated as;

$$
18 \times \mathrm{imm}+5
$$

Note 20. Any value from 0 through 3 is placed in an " $n$ " in op code."

## APPENDIX

## Appendix 7. Countermeasure against noise

## Appendix 7. Countermeasure against noise

General countermeasure examples against noise are described below. Although the effect of these countermeasure depends on each system.
The user shall modify them according to the actual application and test them.

## 1. Short wiring length

The wiring on a printed circuit board may function as an antenna which feeds noise into the microcomputer. The shorter the total wiring length (by mm unit), the less possibility of noise insertion into the microcomputer.
(1) Wiring for RESET pin

Make the length of wiring connected to the RESET pin as short as possible.
In particular, connect a capacitor between the RESET pin and the Vss pin with the shortest possible wiring (within 20 mm ).

Reason: If noise is input to the RESET pin, the microcomputer restarts operation before the internal state of the microcomputer is completely initialized. This may cause a program runaway.


Fig. 2 Wiring for RESET pin
(2) Wiring for clock input/output pins

- Make the length of wiring connected to the clock input/output pins as short as possible.
- Make the length of wiring between the grounding lead of the capacitor, which is connected to the oscillator, and the Vss pin of the microcomputer, as short as possible (within 20 mm ).
- Separate the Vss pattern for oscillation from all other Vss patterns. (See Figure 10.)

Reason: The microcomputer's operation synchronizes with a clock generated by the oscillation circuit.
If noise enters clock I/O pins, clock waveforms may be deformed. This may cause a malfunction or a program runaway.
Also, if the noise causes a potential difference between the Vss level of the microcomputer and the Vss level of an oscillator, the correct clock will not be input in the microcomputer.


Fig. 3 Wiring for clock input/output pins
(3) Wiring for MD0 and MD1 pins

Connect MD0 and MD1 pins to the Vss pin (or Vcc pin) with the shortest possible wiring.
Reason: The processor mode of the microcomputer is influenced by a potential at the MD0 and MD1 pins when the MD0 and MD1 pins and the Vss pin (or Vcc pin) are connected.
If the noise causes a potential difference between the MDO and MD1 pins and the Vss pin (or Vcc pin), the processor mode may become unstable. This may cause a microcomputer malfunction or a program runaway.


Fig. 4 Wiring for MDO and MD1 pins
2. Connection of bypass capacitor between Vss and Vcc lines

Connect an approximate $0.1 \mu \mathrm{~F}$ bypass capacitor as follows:

- Connect a bypass capacitor between the Vss and Vcc pins, at equal lengths.
- The wiring connecting the bypass capacitor between the Vss and Vcc pins should be as short as possible.
- Use thicker wiring for the Vss and Vcc lines than that for the other signal lines.


Fig. 5 Bypass capacitor between Vss and Vcc lines

## APPENDIX

## Appendix 7. Countermeasure against noise

3. Wiring for analog input pins, analog power source pins, etc.
(1) Processing for analog input pins

- Connect a resistor to the analog signal line, which is connected to an analog input pin, in series. Additionally, connect the resistor to the microcomputer as close as possible.
- Connect a capacitor between the analog input pin and the AVss pin, as close to the AVss pin as possible.

Reason: A signal which is input to the analog input pin is usually an output signal from a sensor. The sensor, which detects changes in status, is installed far from the microcomputer's printed circuit board. Therefore, this long wiring between them becomes an antenna which picks up noise and feeds it into the microcomputer's analog input pin.
If a capacitor between an analog input pin and the AVss pin is grounded far away from the AVss pin, noise on the GND line may enter the microcomputer through the capacitor.


Reference values
RI : Approximate $100 \Omega$ to $1000 \Omega$
Cl : Approximate 100 pF to 1000 pF
Notes 1: Design an external circuit for the ANi pin so that charge/discharge is available within 1 cycle of $\phi \mathrm{AD}$.
2: This resistor and thermistor are used to divide resistance.

Fig. 6 Countermeasure example against noise for analog input pin using thermistor

## Appendix 7. Countermeasure against noise

(2) Processing for analog power source pins, etc.

- Use independent power sources for the Vcc, AVcc and Vref pins.
- Insert capacitors between the AVcc and AVss pins, and between the $\mathrm{V}_{\text {ref }}$ and $A V$ ss pins.

Reasons: Prevents the A-D converter and D-A converter from noise on the Vcc line.


Fig. 7 Processing for analog power source pins, etc.

## APPENDIX

## Appendix 7. Countermeasure against noise

## 4. Oscillator protection

The oscillator, which generates the basic clock for the microcomputer operations, must be protected from the affect of other signals.
(1) Distance oscillator from signal lines with large current flows

Install the microcomputer, especially the oscillator, as far as possible from signal lines which handle currents larger than the microcomputer current value tolerance.

Reason: The microcomputer is used in systems which contain signal lines for controlling motors, LEDs, thermal heads, etc. Noise occurs due to mutual inductance when a large current flows through the signal lines.


Fig. 8 Wiring for signal lines where large current flows
(2) Distance oscillator from signal lines with frequent potential level changes

- Install an oscillator and its wiring pattern away from signal lines where potential levels change frequently.
- Do not cross these signal lines over the clock-related or noise-sensitive signal lines.

Reason: Signal lines with frequently changing potential levels may affect other signal lines at a rising or falling edge. In particular, if the lines cross over a clock-related signal line, clock waveforms may be deformed, which causes a microcomputer malfunction or a program runaway.
(3) Oscillator protection using Vss pattern Print a Vss pattern on the bottom (soldering side) of a double-sided printed circuit board, under the oscillator mount position. Connect the Vss pattern to the Vss pin of the microcomputer with the shortest possible wiring, separating it from other Vss patterns.


Fig. 9 Wiring for signal lines where potential levels frequently change


Fig. 10 Vss pattern underneath mounted oscillator

## 5. Setup for I/O ports

Setup I/O ports by hardware and software as follows:
<Hardware protection>

- Connect a resistor of $100 \Omega$ or more to an I/O port in series.
<Software protection>
- Read the data of an input port several times to confirm that input levels are equal.
- Since the output data may reverse because of noise, rewrite data to the output port's Pi register periodically.
- Rewrite data to port Pi direction registers periodically.


Fig. 11 Setup for I/O ports

## 6. Reinforcement of the power source line

- For the Vss and Vcc lines, use thicker wiring than that of other signal lines.
- When using a multilayer printed circuit board, the Vss and Vcc patterns must each be one of the middle layers.
- The following is necessary for double-sided printed circuit boards:
- On one side, the microcomputer is installed at the center, and the Vss line is looped or meshed around it. The vacant area is filled with the Vss line.
- On the opposite side, the Vcc line is wired the same as the Vss line.


## APPENDIX

Appendix 8. 7905 Group Q \& A

## Appendix 8. 7905 Group Q \& A

Information which may be helpful in fully utilizing the 7905 Group is provided in Q \& A format.
In Q \& A, as a rule, one question and its answer are summarized within one page. The upper box on each page is a question, and a box below the question is its answer. (If a question or an answer extends to two or more pages, there is a page number at the lower right corner.)
At the upper right corner of each page, the main function related to the contents of description in that page is listed.

## Q

If an interrupt request (b) occurs while an interrupt routine (a) is executed, is it true that the main routine is not executed at all after the execution of the interrupt routine (a) is completed until the execution of the INTACK sequence for the next interrupt (b) starts?


Conditions:

- Flag I is cleared to " 0 " by executing the RTI instruction.
- The interrupt priority level of interrupt (b) is higher than IPL of the main routine.
- The interrupt priority detection time $=2$ cycles of $\mathrm{f}_{\text {sys }}$.


## A

An interrupt request is sampled by a sampling pulse generated synchronously with the CPU's op-code fetch cycle.
(1) If the next interrupt request (b) occurs before sampling pulse (1) for the RTI instruction is generated, the microcomputer executes the INTACK sequence for (b) without executing the main routine. (No instruction of the main routine is executed.) It is because that sampling is completed while executing the RTI instruction.

(2) If the next interrupt request (b) occurs immediately after sampling pulse (1) is generated, the microcomputer executes one instruction of the main routine before executing the INTACK sequence for (b). It is because that the interrupt request is sampled by the next sampling pulse (2).
$\downarrow$ Interrupt request (b)


## APPENDIX

Appendix 8. 7905 Group Q \& A

Interrupts

## Q

Suppose that there is a routine which should not accept a certain interrupt request. (This routine can accept any of the other interrupt request.)
Although the interrupt priority level select bits for a certain interrupt are set to "0002" (in other words, although this interrupt is set to be disabled), this interrupt request is actually accepted immediately after the change of the priority level. Why did this occur, and what should I do about it?

Interrupt request is accepted in this interval LDA A,DATA ; Instruction at the beginning of the routine which should not accept a certain interrupt request.

## A

As for the change of the interrupt priority level, if the following are met, the microcomputer may pretend to accept an interrupt request immediately after this interrupt is set to be disabled:
-The next instruction (in the above example, it is the LDA instruction) is already stored into a instruction queue buffer of the BIU.
-Requirements for accepting the interrupt request which should not be accepted are satisfied immediately before the next instruction in the instruction queue buffer is executed.

When writing to a memory or an I/O, the CPU passes an address and data to the BIU. Then, the CPU executes the next instruction in the instruction queue buffer while the BIU is writing data into the actual address. Detection of the interrupt priority level is performed at the beginning of each instruction.

In the above case, the CPU executes the next instruction before the BIU completes the change of the interrupt priority level. Therefore, in the detection of the interrupt priority level performed synchronously with the execution of the next instruction, actually, the interrupt priority level before the change is used to detection, and its interrupt request is accepted.


## A

To prevent this problem, make sure that the routine which should not accept a certain interrupt request will be executed after the change of the interrupt priority level (IPL) has been completed. (This is to be made by software.)
The following is a sample program.
[Sample program]
After writing "0002" to the interrupt priority level select bits, the instruction queue buffer is filled with several NOP instructions to make the next instruction not to be executed before this writing is completed.

```
MOVMB XXXIC, #00H ; Writes "0002" to the interrupt priority level select bits.
NOP ; Inserts ten NOP instructions.
NOP ;
LDA A,DATA ; Instruction at the beginning of the routine that should not accept a
: certain interrupt request
```


## APPENDIX

Appendix 8. 7905 Group Q \& A

Interrupts
Q
After execution of the SEI instruction, a branch is made in an interrupt routin.
Why did this occur?


## A

When an interrupt request is generated before the SEI instruction is executed, this interrupt request may be accepted immediately before the execution of the SEI instruction. (This acceptance occurs depending on the timing when that interrupt request occurs.) In this case, a branch to the interrupt routine is made immediately after execution of the SEI instruction.
Accordingly, the interrupt routine which is executed immediately after the SEI instruction is due to an interrupt request generated before execution of the SEI instruction. Note that, in the routine (@) which should not accept the interrupt request, the following occur. (This routine follows the SEI instruction.):

- No interrupt request is accepted.
- No branch to the interrupt routine is made.


Note: "Interrupt" described here means "maskable interrupt" which can be disabled by the SEI instruction. (Refer to section "6.2 Interruput source.")
(1) Which timing of clock $\phi_{1}$ is the external interrupts (input signals to the $\overline{\text { INT }_{i}}$ pin) detected?
(2) When external interrupt input ( $\overline{\mathrm{NT}_{\mathrm{i}}}$ ) pins are not enough, what should I do?

## A

(1) In both of the edge sense and level sense, an external interrupt request occurs when the input signal to the $\mathbb{N T}$ pin changes its level. This is independent of clock $\phi_{1}$. In the edge sense, also, the interrupt request bit is set to " 1 " at this time.
(2) There are two methods: one uses external interrupt's level sense, and the other uses the timer's event counter mode.
(1) Method using external interrupt's level sense

As for hardware, input a logical sum of multiple interrupt signals (e.g., 'a', 'b', and 'c') to the $\mathrm{INT}_{i}$ pin, and input each signal to each corresponding port pin.
As for software, check the port pin's input levels in the $\mathrm{INT}_{i}$ interrupt routine in order to detect which signal ('a', 'b', or 'c') was input.


## (2) Method using timer's event counter mode

As for hardware, input an interrupt signal to the TAin pin or TBiin pin.
As for software, set the timer's operating mode to the event counter mode. Then, set a value of " $0000_{16}$ " into the timer register and select the valid edge.
A timer's interrupt request occurs when an interrupt signal (selected valid edge) is input.

## APPENDIX

## Appendix 8. 7905 Group Q \& A

Watchdog timer
Q

In detection of a program runaway with usage of the watchdog timer, if the same value as that at the reset vector address is set to the watchdog timer interrupt's vector address, not performing software reset, how does it occur?
When a branch is made to the branch destination address for reset within the watchdog timer interrupt routine, how does it occur?

## A

The CPU registers and the SFR are not initialized in the above-mentioned way. Accordingly, the user must initialize all of them by software.
Note that the processor interrupt priority level (IPL) retains " 7 " and is not initialized. Consequently, all interrupt requests cannot be accepted.
When rewriting the IPL by software, be sure to save the 16 -bit immediate value to the stack area, and then restore that 16 -bit immediate value to all bits of the processor status register (PS).

When a program runaway occurs, we recommend to perform software reset in order to initialize the microcomputer.

## APPENDIX

## Appendix 9. M37905M4C-XXXFP electrical characteristics

## Appendix 9. M37905M4C-XXXFP electrical characteristics

The electrical characteristics of the M37905M4C-XXXFP are described below. For the electrical characteristics, be sure to refer to the latest datasheet.

## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Ratings | Unit |
| :---: | :---: | :---: | :---: |
| Vcc | Power source voltage | -0.3 to 6.5 | V |
| AVcc | Analog power source voltage | -0.3 to 6.5 | V |
| VI | $\begin{array}{ll} \hline \text { Input voltage } & \begin{array}{l} \text { P10-P17, P20-P27, P40-P47, P51-P53, P55-P57, } \\ \\ \\ \\ \\ \text { P60-P67, P70-P77, P80-P83, } \\ \text { P4OUTCUT, }, ~ P 6 O U T C U T, ~ V c o N T, ~ V R E F, ~ X I N, ~ \\ \text { RESET, MD0, MD1 } \end{array} \end{array}$ | -0.3 to Vcc +0.3 | V |
| Vo | $\begin{gathered} \text { Output voltage P10-P17, P20-P27, P40-P47, P51-P53, P55-P57, } \\ \text { P60-P67, P70-P77, P80-P83, Xout } \end{gathered}$ | -0.3 to Vcc+0.3 | V |
| Pd | Power dissipation | 300 | mW |
| Topr | Operating ambient temperature | -20 to 85 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temerature | -40 to 150 | ${ }^{\circ} \mathrm{C}$ |

## APPENDIX

Appendix 9. M37905M4C-XXXFP electrical characteristics
RECOMMENDED OPERATING CONDITIONS $\left(\mathrm{Vcc}=5 \mathrm{~V}, \mathrm{Ta}=-20\right.$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| Vcc | Power source voltage | 4.5 | 5.0 | 5.5 | V |
| AVcc | Analog power source voltage |  | Vcc |  | V |
| Vss | Power source voltage |  | 0 |  | V |
| AVss | Analog power source voltage |  | 0 |  | V |
| VIH | High-level input voltage P10-P17, P20-P27, P40-P47, P51-P53, P55-P57, P60-P67, P70-P77, P80-P83, <br> P4OUTCUT, P6OUTCUT, XIN, RESET, MD0, MD1 | 0.8 Vcc |  | Vcc | V |
| VIL | Low-level input voltage P10-P17, P20-P27, P40-P47, P51-P53, P55-P57, P60-P67, P70-P77, P80-P83, <br> P4OUTCUT, P6OUTCUT, XIN, RESET, MD0, MD1 | 0 |  | 0.2 Vcc | V |
| $\mathrm{IOH}($ peak) | High-level peak output current $\mathrm{P} 10-\mathrm{P} 17, \mathrm{P} 20-\mathrm{P} 27, \mathrm{P} 40-\mathrm{P} 47, \mathrm{P} 51-\mathrm{P} 53$, <br> $\mathrm{P} 55-\mathrm{P} 57, \mathrm{P} 60-\mathrm{P} 67, \mathrm{P} 70-\mathrm{P} 77, \mathrm{P} 80-\mathrm{P} 83$ |  |  | -10 | mA |
| $\mathrm{IOH}(\mathrm{avg})$ | High-level average output current P10-P17, P20-P27, P40-P47, P51-P53, P55-P57, P60-P67, P70-P77, P80-P83 |  |  | -5 | mA |
| IOL(peak) | Low-level peak output current $\quad \begin{aligned} & \text { P10-P17, P20-P27, P51-P53, P55-P57, } \\ & \text { P70-P77, P80-P83 }\end{aligned}$ |  |  | 10 | mA |
| IOL(peak) | Low-level peak output current P40-P47, P60-P67 |  |  | 20 | mA |
| IOL(avg) | Low-level average output current $\begin{aligned} & \text { P10-P17, P20-P27, P51-P53, P55-P57, } \\ & \text { P70-P77, P80-P83 }\end{aligned}$ |  |  | 5 | mA |
| IOL(avg) | Low-level average output current P40-P47, P60-P67 |  |  | 15 | mA |
| f (XIN) | External clock input frequency (Note 1) |  |  | 20 | MHz |
| f (fsys) | System clock frequency |  |  | 20 | MHz |

Notes 1: When using the PLL frequency multiplier, be sure that $f($ fsys $)=20 \mathrm{MHz}$ or less.
2: The average output current is the average value of an interval of 100 ms .
3: The sum of loL(peak) must be 110 mA or less, the sum of $\mathrm{IOH}($ peak ) must be 80 mA or less.

Appendix 9. M37905M4C-XXXFP electrical characteristics
DC ELECTRICAL CHARACTERISTICS $\left(\mathrm{Vcc}=5 \mathrm{v}, \mathrm{Vss}=0 \mathrm{~V}, \mathrm{Ta}=-20\right.$ to $85^{\circ} \mathrm{C}, \mathrm{f}(\mathrm{fsss})=20 \mathrm{MHz}$, unless otherwise noted)

| Symbol | Parameter |  | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| VOH | High-level output voltag | ge P10-P17, P20-P27, P40-P47, P51-P53, P55-P57, P60-P67, P70-P77, P80-P83 |  | $\mathrm{IOH}=-10 \mathrm{~mA}$ | 3 |  |  | V |
| VoL | Low-level output voltag |  | $\mathrm{IOL}=10 \mathrm{~mA}$ |  |  | 2 | V |
| V $\mathrm{T}_{+}$- VT - | Hysteresis TAOIN-TA9 <br>  TBOIN-TB <br>  CTS1, <br>  RxDo, RxD <br>  RTPTRG1, <br>   | 99In, TA0out-TA9Out, B2In, $\overline{\mathrm{INT}} \mathbf{-}-\overline{\mathrm{INT} 7}, \overline{\mathrm{CTS}}$, S2, CLK0, CLK1, CLK2, D1, RxD2, RTPtRG0, , P4OUTCUT, P6OUTCUT |  | 0.4 |  | 1 | V |
| V $\mathrm{T}_{+}$- VT - | Hysteresis RESET |  |  | 0.5 |  | 1.5 | V |
| V $\mathrm{T}_{+}$- VT - | Hysteresis XIN |  |  | 0.1 |  | 0.3 | V |
| IIH | High-level input current | $\begin{aligned} & \text { P10-P17, P20-P27, } \\ & \text { P40-P47, P51-P53, } \\ & \text { P55-P57, P60-P67, } \\ & \text { P70-P77, P80-P83, } \\ & \hline \text { P4OUTCUT, P6OUTCUT, } \\ & \text { XIN, } \overline{\text { RESET, MD0, MD1 }} \end{aligned}$ | $\mathrm{VI}=5.0 \mathrm{~V}$ |  |  | 5 | $\mu \mathrm{A}$ |
| IIL | Low-level input current | $\begin{aligned} & \text { P10-P17, P20-P27, } \\ & \text { P40-P47, P51-P53, } \\ & \text { P55-P57, P60-P67, } \\ & \text { P70-P77, P80-P83, } \\ & \hline \text { P4OUTCUT, P6OUTCUT, } \\ & \text { XIN, } \overline{\text { RESET, MD0, MD1 }} \end{aligned}$ | $\mathrm{VI}=0 \mathrm{~V}$ |  |  | -5 | $\mu \mathrm{A}$ |
| VRAM | RAM hold voltage |  | When clock is inactive. | 2 |  |  | V |
| ICC | Power source current <br> Output-only pins are open, and the other pins are connected to Vss or Vcc. An external square-waveform clock is input. (Pin Xout is open.) The PLL frequency multiplier is inactive. |  | $\mathrm{f}\left(\mathrm{f}_{\text {sys }}\right)=20 \mathrm{MHz} .$ <br> CPU is active. |  | 25 | 50 | mA |
|  |  |  | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ when clock is inactive. |  |  | 1 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{Ta}=85^{\circ} \mathrm{C}$ when clock is inactive. |  |  | 20 |  |

## APPENDIX

Appendix 9. M37905M4C-XXXFP electrical characteristics

## A-D CONVERTER CHARACTERISTICS

(VCC = AVCC $=5 \mathrm{~V} \pm 0.5 \mathrm{~V}, \mathrm{VSS}=\mathrm{AVSS}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
|  | Resolution | VREF = Vcc | A-D converter |  |  | 10 | Bits |
|  |  |  | Comparator |  |  | $\frac{1}{256}$ VREF | V |
|  | Absolute accuracy | Vref = Vcc | 10-bit resolution mode |  |  | $\pm 3$ | LSB |
|  |  |  | 8-bit resolution mode |  |  | $\pm 2$ | LSB |
|  |  |  | Comparater |  |  | $\pm 40$ | mV |
| RLADDER | Ladder resistance | VREF = Vcc |  | 5 |  |  | k $\Omega$ |
| tCONV | Conversion time | $\mathrm{f}(\mathrm{f}$ sys $) \leq 20 \mathrm{MHz}$ | 10-bit resolution mode | 5.9 |  |  | $\mu \mathrm{S}$ |
|  |  |  | 8-bit resolution mode | 2.45 (Note) |  |  |  |
|  |  |  | Comparater | 0.7 (Note) |  |  |  |
| Vref | Reference voltage |  |  | 2.7 |  | Vcc | V |
| VIA | Analog input voltage |  |  | 0 |  | VREF | V |

Note: This is applied when A-D conversion freguency $(\phi A D)=f_{1}(\phi)$.

## D-A CONVERTER CHARACTERISTICS

$\left(\mathrm{VCC}=5 \mathrm{~V}, \mathrm{VsS}=\mathrm{AVSS}=0 \mathrm{~V}, \mathrm{VREF}=5 \mathrm{~V}, \mathrm{Ta}=-20\right.$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| - | Resolution |  |  |  | 8 | Bits |
| - | Absolute accuracy |  |  |  | $\pm 1.0$ | \% |
| tsu | Set time |  |  |  | 3 | $\mu \mathrm{s}$ |
| Ro | Output resistance |  | 2 | 3.5 | 4.5 | $\mathrm{k} \Omega$ |
| IVREF | Reference power source input current | (Note) |  |  | 3.2 | mA |

Note: The test conditions are as follows:

- One D-A converter is used.
- The D-A register value of the unused D-A converter is "0016."
- The reference power source input current for the ladder resistance of the A-D converter is excluded.


## RESET INPUT

Reset input timing requirements ( $\mathrm{VCC}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}, \mathrm{VSS}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter |  | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| tw(RESETL) | RESET input low-level pulse width | 10 |  |  | $\mu \mathrm{~s}$ |

RESET input


## Appendix 9. M37905M4C-XXXFP electrical characteristics

## PERIPHERAL DEVICE INPUT/OUTPUT TIMING

(Vcc $=5 \mathrm{~V} \pm 0.5 \mathrm{~V}, \mathrm{VSS}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}, \mathrm{f}(\mathrm{fsys})=20 \mathrm{MHz}$, unless otherwise noted)

* For limits depending on $f\left(f_{s y s}\right)$, their calculation formulas are shown below. Also, the values at $f(f s y s)=20 \mathrm{MHz}$ are shown in ( ) .

Timer A input (Count input in event counter mode)

| Symbol | Parameter | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(TA) | TAiln input cycle time | 80 |  | ns |
| tw(TAH) | TAis input high-level pulse width | 40 |  | ns |
| tw(TAL) | TAils input low-level pulse width | 40 |  | ns |

Timer A input (Gating input in timer mode)

| Symbol | Parameter |  | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| tc(TA) | TAiln input cycle time | $\mathrm{f}(\mathrm{fsys}) \leq 20 \mathrm{MHz}$ | $\frac{16 \times 10^{9}}{f(\text { fsys })} \quad(800)$ |  | ns |
| tw(TAH) | TAils input high-level pulse width | $f($ fsys $) \leq 20 \mathrm{MHz}$ | $\frac{8 \times 10^{9}}{\mathrm{f}(\text { fsys })}$ (400) |  | ns |
| tw(TAL) | TAis input low-level pulse width | $\mathrm{f}($ fsys $) \leq 20 \mathrm{MHz}$ | $\frac{8 \times 10^{9}}{\mathrm{f}(\text { fsys })}$ (400) |  | ns |

Note :The TAiln input cycle time requires 4 or more cycles of a count source. The TAiln input high-level pulse width and the TAiln input low-level pulse width respectively require 2 or more cycles of a count source. The limits in this table are applied when the count source $=\mathrm{f} 2$ at $f(\mathrm{fsys}) \leq 20 \mathrm{MHz}$.

Timer A input (External trigger input in one-shot pulse mode)

| Symbol | Parameter |  | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| tc(TA) | TAiln input cycle time | $\mathrm{f}(\mathrm{fsys}) \leq 20 \mathrm{MHz}$ | $\frac{8 \times 10^{9}}{\mathrm{f}(\mathrm{fsys})}$ (400) |  | ns |
| tw(TAH) | TAilN input high-level pulse width |  | 80 |  | ns |
| tw(TAL) | TAiIN input low-level pulse width |  | 80 |  | ns |

Timer A input (External trigger input in pulse width modulation mode)

| Symbol | Parameter | Limits |  | Unit |
| :--- | :--- | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tw(TAH) | TAilN input high-level pulse width | 80 |  |  |
| tw(TAL) | TAilN input low-level pulse width | ns |  |  |

Timer A input (Up-down input and Count input in event counter mode)

| Symbol | Parameter | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(UP) | TAiout input cycle time | 2000 |  | ns |
| tw(UPH) | TAiout input high-level pulse width | 1000 |  | ns |
| tw(UPL) | TAiout input low-level pulse width | 1000 |  | ns |
| tsu(UP-TIN) | TAiout input setup time | 400 |  | ns |
| th(Tin-UP) | TAiout input hold time | 400 |  | ns |

## APPENDIX

Appendix 9. M37905M4C-XXXFP electrical characteristics

Timer A input (Two-phase pulse input in event counter mode) ( $\mathrm{j}=2$ to 4,7 to 9 )

| Symbol |  | Limits |  | Unameter |
| :--- | :--- | :--- | :--- | :--- |
|  |  | Min. | Max. |  |

- Gating input in timer mode
- Count input in event counter mode
- External trigger input in one-shot pulse mode
- External trigger input in pulse width modulation mode

TAiln input


- Up-down and Count input in event counter mode


TAiout input (Up-down input)

TAilN input (When count by falling)

TAiln input
(When count by rising)


- Two-phase pulse input in event counter mode

TAjin input

TAjout inpu


Test conditions

- $\mathrm{Vcc}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}$, $\mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$
- Input timing voltage : VIL $=1.0 \mathrm{~V}, \mathrm{~V} I \mathrm{H}=4.0 \mathrm{~V}$

Appendix 9. M37905M4C-XXXFP electrical characteristics

Timer B input (Count input in event counter mode)

| Symbol | Parameter | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(TB) | TBiln input cycle time (one edge count) | 80 |  | ns |
| tw(TBH) | TBiln input high-level pulse width (one edge count) | 40 |  | ns |
| tw(TBL) | TBiin input low-level pulse width (one edge count) | 40 |  | ns |
| tc(TB) | TBiln input cycle time (both edge count) | 160 |  | ns |
| tw(TBH) | TBiln input high-level pulse width (both edge count) | 80 |  | ns |
| tw(TBL) | TBiin input low-level pulse width (both edge count) | 80 |  | ns |

Timer B input (Pulse period measurement mode)

| Symbol | Parameter |  | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| tc(TB) | TBiln input cycle time | $\mathrm{f}\left(\right.$ fsys $^{\text {s }}$ ) $\leq 20 \mathrm{MHz}$ | $\frac{16 \times 10^{9}}{f(\text { fsys })} \quad(800)$ |  | ns |
| tw(TBH) | TBiln input high-level pulse width | $\mathrm{f}(\mathrm{fsys}) \leq 20 \mathrm{MHz}$ | $\frac{8 \times 10^{9}}{f(\text { fsys })} \quad(400)$ |  | ns |
| tw(TBL) | TBiln input low-level pulse width | f (fsys) $\leq 20 \mathrm{MHz}$ | $\frac{8 \times 10^{9}}{\mathrm{f}(\text { fsys) }} \quad(400)$ |  | ns |

Note: The TBiin input cycle time requires 4 or more cycles of a count source. The TBiln input high-level pulse width and the TBiln input low-level pulse width respectively require 2 or more cycles of a count source. The limits in this table are applied when the count source $=f 2$ at $f(f$ fsys $) \leq 20 \mathrm{MHz}$.

Timer B input (Pulse width measurement mode)

| Symbol | Parameter |  | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| tc(TB) | TBiln input cycle time | $\mathrm{f}(\mathrm{fsys}) \leq 20 \mathrm{MHz}$ | $\frac{16 \times 10^{9}}{\mathrm{f}(\text { fsys })}$ (800) |  | ns |
| tw(TBH) | TBis input high-level pulse width | $\mathrm{f}(\mathrm{fsys}) \leq 20 \mathrm{MHz}$ | $\frac{8 \times 10^{9}}{f(\text { fsys })} \quad(400)$ |  | ns |
| tw(TBL) | TBiIN input low-level pulse width | f (fsys) $\leq 20 \mathrm{MHz}$ | $\frac{8 \times 10^{9}}{f(f \text { sys })} \quad(400)$ |  | ns |

Note: The TBiin input cycle time requires 4 or more cycles of a count source. The TBiin input high-level pulse width and the TBiin input low-level pulse width respectively require 2 or more cycles of a count source. The limits in this table are applied when the count source $=\mathrm{f} 2$ at $\mathrm{f}(\mathrm{fsys}) \leq 20 \mathrm{MHz}$.

## Serial I/O

| Symbol | Parameter | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc(CK) | CLKi input cycle time | 200 |  | ns |
| tw(CKH) | CLKi input high-level pulse width | 100 |  | ns |
| tw(CKL) | CLKi input low-level pulse width | 100 |  | ns |
| td(C-Q) | TxDi output delay time |  | 80 | ns |
| $\operatorname{th}(\mathrm{C}-\mathrm{Q})$ | TxDi hold time | 0 |  | ns |
| tsu(D-C) | RxDi input setup time | 20 |  | ns |
| th(C-D) | RxDi input hold time | 90 |  | ns |

## APPENDIX

Appendix 9. M37905M4C-XXXFP electrical characteristics
External interrupt (INTi) input

| Symbol | Parameter | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tw(INH) | $\overline{\mathrm{INT}} \mathrm{i}$ input high-level pulse width | 250 |  | ns |
| tw(INL) | $\overline{\mathrm{INT}}$ i input low-level pulse width | 250 |  | ns |



Test conditions

- Vcc $=5 \mathrm{~V} \pm 0.5 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$
- Input timing voltage : VIL $=1.0 \mathrm{~V}, \mathrm{~V} \mathrm{VH}=4.0 \mathrm{~V}$
- Output timing voltage : $\mathrm{VOL}=0.8 \mathrm{~V}, \mathrm{VOH}=2.0 \mathrm{~V}, \mathrm{CL}=50 \mathrm{pF}$

Appendix 9. M37905M4C-XXXFP electrical characteristics

## External clock input

Timing Requirements $\left(\mathrm{VCC}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}, \mathrm{VSS}=0 \mathrm{~V}, \mathrm{Ta}=-20\right.$ to $85^{\circ} \mathrm{C}, \mathrm{f}(\mathrm{XIN})=20 \mathrm{MHz}$, unless otherwise noted)

| Symbol | Parameter | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| tc | External clock input cycle time | 50 |  | ns |
| tw(half) | External clock input pulse width with half input-voltage | 0.45 tc | 0.55 tc | ns |
| tw(H) | External clock input high-level pulse width | $0.5 \mathrm{tc}-8$ |  | ns |
| tw(L) | External clock input low-level pulse width | 0.5 tc - 8 |  | ns |
| tr | External clock input rise time |  | 8 | ns |
| tf | External clock input fall time |  | 8 | ns |

External clock input


Test conditions

- $\mathrm{Vcc}=5 \mathrm{~V} \pm 0.5 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$
- Input timing voltage $\quad: \mathrm{V}_{\mathrm{IL}}=1.0 \mathrm{~V}, \mathrm{~V} \mathrm{VH}=4.0 \mathrm{~V}\left(\mathrm{t}_{(\mathrm{H}}(\mathrm{H}), \mathrm{tw}(\mathrm{L}), \mathrm{tr}, \mathrm{tf}\right)$
- Input timing voltage : 2.5 V (tc, tw(half))


## APPENDIX

Appendix 10. M37905M4C-XXXFP standard characteristics

## Appendix 10. M37905M4C-XXXFP standard characteristics

Standard characteristics described below are just examples of the M37905M4C-XXXFP's characteristics and are not guaranteed. For each parameter's limits, refer to sections "Appendix 9. M37905M4C-XXXFP electrical characteristics."

1. Programmable I/O port (CMOS output) standard characteristics: P1, P2, P5, P7, P8
(1) P-channel Іон-Vон characteristics

Power source voltage: Vcc = 5 V

(2) N-channel lol-Vol characteristics

Power source voltage: Vcc = 5 V

2. Programmable I/O port (CMOS output) standard characteristics: P4, P6
(1) P-channel Іон-Vон characteristics

Power source voltage: Vcc $=5 \mathrm{~V}$

(2) N-channel lol-Vol characteristics

Power source voltage: Vcc = 5 V


## APPENDIX

Appendix 10. M37905M4C-XXXFP standard characteristics
4. Icc-f(Xis) standard characteristics


Measurement condition
$-\mathrm{Vcc}=5.0 \mathrm{~V}$
-Ta $=25^{\circ} \mathrm{C}$
-f(Xin) : square waveform input - Single-chip mode -PLL frequency multiplier is inactive.
-External clock input select bit = "1"

## APPENDIX

## Appendix 10. M37905M4C-XXXFP standard characteristics

## 4. A-D converter standard characteristics

The lower lines of the graph indicate the absolute precision errors. These are expressed as the deviation from the ideal value when the output code changes. For example, the change in M37905M4C-XXXFP's output code from 159 to 160 should occur at 797.5 mV , but the measured value is +2.75 mV . Accordingly, the measured point of change is $797.5+2.75=800.25 \mathrm{mV}$.

The upper lines of the graph indicate the input voltage width for which the output code is constant. For example, the measured input voltage width for which the output code is 56 is 6.0 mV , so that the differential non-linear error is $6.0-5=1.0 \mathrm{mV}$ ( 0.20 LSB).

## APPENDIX

Appendix 10. M37905M4C-XXXFP standard characteristics
(Measurement conditions $V c c=5.0 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=5.12 \mathrm{~V}, \mathrm{f}\left(\mathrm{f}_{\text {sys }}\right)=20 \mathrm{MHz}, \mathrm{Ta}=25^{\circ} \mathrm{C}, \phi_{\mathrm{AD}}=\mathrm{f}\left(\mathrm{f}_{\text {sys }}\right)$ divided by 2)


## Appendix 11. Memory assignment of 7905 Group

1. M37905F8, M37905M8


Fig. 12 Memory assigments of M37905F8, M37905M8

## 2. M37905M6



Note: Do not assign a program to the last 8 bytes of the internal RAM area.

Fig. 13 Memory assigment of M37905M6

## APPENDIX

Appendix 11. Memory assignment of 7905 Group
3. M37905M4

Fig. 14 Memory assigment of M37905M4

## MITSUBISHI SEMICONDUCTORS <br> USER'S MANUAL

7905 Group Rev.1.0

Nov.28, 2001

Editioned by
Committee of editing of Mitsubishi Semiconductor USER'S MANUAL
Published by
Mitsubishi Electric Corp., Semiconductor Marketing Division

This book, or parts thereof, may not be reproduced in any form without permission of Mitsubishi Electric Corporation.
©2001 MITSUBISHI ELECTRIC CORPORATION

## User's Manual <br> 7905 Group

## RenesasTechnology Corp. <br> Nippon Bldg.,6-2,Otemachi 2-chome,Chiyoda-ku,Tokyo,100-0004 Japan


[^0]:    8.1 Overview
    8.2 Block description
    8.3 Timer mode
    [Precautions for timer mode]
    8.4 Event counter mode
    [Precautions for event counter mode]
    8.5 Pulse period/Pulse width measurement mode [Precautions for pulse period/pulse width measurement mode]

[^1]:    Vref: Reference voltage
    n : Contents of successive approximation register

