To all our customers

Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note : Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.

Renesas Technology Corp. Customer Support Dept. April 1, 2003



MITSUBISHI 16-BIT SINGLE-CHIP MICROCOMPUTER 7700 FAMILY / 7900 SERIES



http://www.infomicom.maec.co.jp/indexe.htm

Before using this material, please visit the above website to confirm that this is the most current document available.



-Keep safety first in your circuit designs!-

Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.
- Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Mitsubishi Electric Corporation by various means, including the Mitsubishi Semiconductor home page (http:// www.mitsubishichips.com).

- When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

Any diversion or reexport contrary to the export control laws and regulations of Japan and/ or the country of destination is prohibited.

 Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.

REVISION HISTORY

7905 GROUP USER'S MANUAL

Rev.	Date		Description
		Page	Summary
1.0	11/28/01	_	First Edition
1			

Preface

This manual describes the hardware of the Mitsubishi CMOS 16-bit microcomputers 7905 Group. After reading this manual, the user will be able to understand the functions, so that they can utilize their capabilities fully.

For details of software, refer to the "7900 Series Software Manual."

For details of development support tools, refer to the "Mitsubishi Microcomputer Development Support Tools" Homepage (http://www.tool-spt.maec.co.jp/index_e.htm).

BEFORE USING THIS MANUAL

1. Constitution

This user's manual consists of the following chapters. Refer to the chapters relevant to the products and processor mode.

In this manual, "M37905" means all of or one of the 7905 Group products, unless otherwise noted. Each chapter, except for Chapter 19, describes functions of the 7905 Group product at MD0 and MD1 = Vss level.

• Chapter 1. DESCRIPTION to Chapter 17. DEBUG FUNCTION

Functions which are common to all products is described.

• Chapter 18. APPLICATIONS Example of application are described.

Chapter 19. FLASH MEMORY VERSION

Characteristics information for the flash memory version is described.

• Appendix

Practical information for using the 7906 Group is described.

2. Remark

- Product expansion Refer to the latest datasheets or catalogs.
- Electrical characteristics Refer to the latest datasheets.
- Software

Refer to the "7900 Series Software Manual."

• Development support tools

Refer to the latest datasheets or catalogs.

Please Visit Our Web Site.

- Mitsubishi MCU Technical Information (http://www.infomicom.maec.co.jp/indexe.htm)
- Mitsubishi Microcomputer Development Support Tools (http://www.tool-spt.maec.co.jp/index_e.htm)

3. Signal levels in Figure

As a rule, signal levels in each operation example and timing diagram are as follows.

- Signal levels
- The upper line indicates "1," and the lower line indicates "0."
- Input/Output levels of pin The upper line indicates "H," and the lower line indicates "L."

Foe the exception, the level is shown on the left side of a signal.

4. Register structure

The view of the register structure is described below:

			*2	*1	\neg
XXX reę	gister (address XX ₁₆) * 5 -		b7 b6 b5	64 b3 b2	
Bit	Bit name	Function		At reset	(R/W)—*3
0	••• select bit	0 : 1 : The value is "D" at reading.		Undefined	WO
1	••• select bit	b2 b1 0 0 : 0 1 :		0	RW
2		10: 11:		0	RW
3	•••flag	0: 1:	<u> </u>	0	RO
4	Fix this bit to "0."			0	RW
5	This bit is invalid in mode.			0	RW
6	Nothing is assigned.			Undefined	—
7	The vaue is 0" at reading.)	7	0	—
*1 *2 *3	 Nothing is assigned. i Nothing is assigned. i "0" immediately after i "1" immediately after Undefined : Undefined immediately RW : It is possible to read the back of the second second	mode or state. It may be "0" or "1." reset. ely after reset. bit state at reading. The written value bit state at reading. The written value so valid. It is impossible to read the I ading"] is indicated in the "Function" e bit state. The value is undefined at ading"] is indicated in the "Function"	e becomes invalid. Acc bit state. The value is u or "Note" column, the b reading. or "Note" column, the b	ndefined a bit is always	t reading. s "0" at
* 4					

Table of contents

CHAPTER 1. DESCRIPTION

1.1 Performance overview	1-2
1.2 Pin configuration	1-3
1.3 Pin description	1-5
1.4 Block diagram	1-7
1.4 Block diagram	1-7

CHAPTER 2. CENTRAL PROCESSING UNIT (CPU)

2.1 Central processing unit (CPU)	
2.1.1 Accumulator (Acc)	
2.1.2 Index register X (X)	
2.1.3 Index register Y (Y)	
2.1.4 Stack pointer (S)	
2.1.5 Program counter (PC)	
2.1.6 Program bank register (PG)	
2.1.7 Data bank register (DT)	
2.1.8 Direct page register 0 to 3 (DPR0 to DPR3)	
2.1.9 Processor status register (PS)	
2.2 Bus interface unit (BIU)	2-10
2.2.1 Instruction prefetch	
2.2.2 Data Transfer (read and write)	2-12
2.3 Access space	2-14
2.4 Memory assignment	
2.4.1 Memory assignment in internal area	2-15
2.5 Processor modes	
2.5.1 Single-chip mode	
2.5.2 Setting of processor mode	
[Precautions for setting of processor mode]	

CHAPTER 3. RESET

3.1 Reset operation	. 3-2
3.1.1 Hardware reset	. 3-2
3.1.2 Software reset	. 3-3
3.1.3 Power-on reset	. 3-4
3.2 Pin state	
3.3 State of internal area	. 3-6
3.4 Internal processing sequence after reset	3-15

CHAPTER 4. CLOCK GENERATING CIRCUIT

4.1 Oscillation circuit examples	
4.1.1 Connection example with resonator/oscillator	
4.1.2 Externally generated clock input example	
4.1.3 Connection example of filter circuit	

4.2 Clocks	
4.2.1 Clocks generated in clock generating circuit	
4.2.2 Clock control register 0	
4.2.3 Particular function select register 0	
[Precautions for clock generating circuit]	

CHAPTER 5. INPUT/OUTPUT PINS

5.1 Overview	5-2
5.2 Programmable I/O ports	5-2
5.2.1 Direction register	5-3
5.2.2 Port register	5-4
5.2.3 Pin P4OUTcut/INTo (Port-P4-output-cutoff signal input pin)	5-7
5.2.4 Pin P6OUTcut/INT4 (Port-P6-output-cutoff signal input pin)	5-7
5.3 Examples of handling unused pins	5-8

CHAPTER 6. INTERRUPTS

6.1 Overview	6-2
6.2 Interrupt sources	6-3
6.3 Interrupt control	6-5
6.3.1 Interrupt disable flag (I)	6-7
6.3.2 Interrupt request bit	
6.3.3 Interrupt priority level select bits and Processor interrupt priority level (IPL)	6-7
6.4 Interrupt priority level	6-9
6.5 Interrupt priority level detection circuit	6-10
6.6 Interrupt priority level detection time	. 6-12
6.7 Sequence from acceptance of interrupt request until execution of interrupt routine	
6.7.1 Change in IPL at acceptance of interrupt request	6-14
6.7.2 Push operation for registers	6-15
6.8 Return from interrupt routine	
6.9 Multiple interrupts	
6.10 External interrupts	. 6-18
6.10.1 INT: interrupt	6-18
6.10.2 Functions of INT; interrupt request bit	6-20
6.10.3 Switching of INT; to interrupt request occurrence factor	. 6-21
[Precautions for interrupts]	. 6-22

CHAPTER 7. TIMER A

7.1 Overview	7 - 2
7.2 Block description	7-3
7.2.1 Counter and Reload register (timer Ai register)	7-4
7.2.2 Timer A clock division select register	7-5
7.2.3 Count start register	7-6
7.2.4 Timer Ai mode register	7-7
7.2.5 Timer Ai interrupt control register	7-8
7.2.6 Port P2, port P4 and port P6 direction registers	7-9
7.3 Timer mode	7-11
7.3.1 Setting for timer mode	7-13
7.3.2 Operation in timer mode	7-14

7.3.3 Select function	7-15
[Precautions for timer mode]	7-17
7.4 Event counter mode	7-18
7.4.1 Setting for event counter mode	7-21
7.4.2 Operation in event counter mode	7-23
7.4.3 Switching between countup and countdown	7-24
7.4.4 Selectable functions	7-26
[Precautions for event counter mode]	
7.5 One-shot pulse mode	7-29
7.5.1 Setting for one-shot pulse mode	7-31
7.5.2 Trigger	
7.5.3 Operation in one-shot pulse mode	7-35
[Precautions for one-shot pulse mode]	7-37
7.6 Pulse width modulation (PWM) mode	7-38
7.6.1 Setting for PWM mode	7-41
7.6.2 Trigger	
7.6.3 Operation in PWM mode	7-44
[Precautions for pulse width modulation (PWM) mode]	7-48

CHAPTER 8. TIMER B

8.1 Overview	
8.2 Block description	8-2
8.2.1 Counter and Reload register (timer Bi register)	
8.2.2 Count start register	8-4
8.2.3 Timer Bi mode register	8-4
8.2.4 Timer Bi interrupt control register	8-5
8.2.5 Port P2 direction register, Port P5 direction register	8-6
8.2.6 Count source (in timer mode and pulse period/pulse width measurement mode) .	8-7
8.3 Timer mode	8-8
8.3.1 Setting for timer mode	8-10
8.3.2 Operation in timer mode	8-11
[Precautions for timer mode]	8-12
8.4 Event counter mode	8-13
8.4.1 Count source	
8.4.2 Setting for event counter mode	
8.4.3 Operation in event counter mode	
[Precautions for event counter mode]	8-18
8.5 Pulse period/Pulse width measurement mode	8-19
8.5.1 Setting for pulse period/pulse width measurement mode	8-22
8.5.2 Operation in pulse period/pulse width measurement mode	8-23
[Precautions for pulse period/pulse width measurement mode]	8-29

CHAPTER 9. PULSE OUTPUT PORT MODE

9.1 Overview	
9.2 Block description of pulse output port 0	
9.2.1 Waveform output mode register	
9.2.2 Three-phase output data registers 0, 1	
9.2.3 Port P5 direction register	
9.2.4. Timers A0 to A4	
9.2.5. Pin P6OUT _{CUT} (pluse-output-cutoff signal input pin)	9-14

9.3 Block description of pulse output port 1	
9.3.1 Pluse output control register	
9.3.2 Pulse output data registers 0, 1	
9.3.3 Port P5 direction register	
9.3.4. Timers A5 to A9	
9.3.5. Pin P4OUTcut (pulse-output-cutoff signal input pin)	
9.4 Setting of pulse output port mode	
9.5 Pulse output port mode operation	
9.5.1 Pulse output trigger	
9.5.2 Operation at internal trigger	
9.5.3 Operation at external trigger	
[Precautions for pulse output mode]	

CHAPTER 10. THERR-PHASE WAVEFORM MODE

10.1 Overview	
10.2 Block description	
10.2.1 Waveform output mode register	
10.2.2 Dead-time timer register	
10.2.3 Three-phase output data register 0	
10.2.4 Three-phase output data register 1	
10.2.5 Position-data-retain function control register	
10.2.6 Port P5 direction register	
10.2.7 Timers A0 through A2	
10.2.8 Timer A3	
10.2.9 Output polarity set toggle flip-flop	
10.2.10 Three-phase waveform mode I/O pins	
10.2.11 Pin P6OUTcut (three-phase waveform-output-forcibly-cutoff signal inp	out pin) 10-17
10.3 Three-phase mode 0	
10.3.1 Setting for three-phase mode 0	
10.3.2 Operation in three-phase wave mode 0	
10.4 Three-phase mode 1	
10.4.1 Setting for three-phase mode 1	
10.4.2 Operation in three-phase wave mode 1	
10.5 Three-phase waveform output fixation	
10.6 Position-data-retain function	
10.6.1 Operation of position-data-retain function	
[Precautions for three-phase waveform mode]	

CHAPTER 11. SERIAL I/O

11.1 Overview
11.2 Block description
11.2.1 UARTi transmit/receive mode register
11.2.2 UARTi transmit/receive control register 011-6
11.2.3 UARTi transmit/receive control register 111-8
11.2.4 UARTi transmit register and UARTi transmit buffer register
11.2.5 UARTi receive register and UARTi receive buffer register 11-12
11.2.6 UARTi baud rate register (BRGi)11-14
11.2.7 UARTi transmit interrupt control and UARTi receive interrupt control registers . 11-15
11.2.8 Serial I/O pin control register 11-17
11.2.9 Port P1 direction register, port P8 direction register 11-18

11.2.10 CTS/RTS function	11-19
11.3 Clock synchronous serial I/O mode	
11.3.1 Transfer clock (Synchronizing clock)	
11.3.2 Transfer data format	
11.3.3 Method of transmission	11-24
11.3.4 Transmit operation	
11.3.5 Method of reception	
11.3.6 Receive operation	
11.3.7 Processing on detecting overrun error	
[Precautions for clock synchronous serial I/O mode]	11-36
11.4 Clock asynchronous serial I/O (UART) mode	11-37
11.4.1 Transfer rate (Frequency of transfer clock)	
11.4.1 Transfer rate (Frequency of transfer clock) 11.4.2 Transfer data format	
11.4.1 Transfer rate (Frequency of transfer clock)	11-40
11.4.1 Transfer rate (Frequency of transfer clock) 11.4.2 Transfer data format	11-40 11-41
11.4.1 Transfer rate (Frequency of transfer clock) 11.4.2 Transfer data format 11.4.3 Method of transmission	11-40 11-41 11-45
 11.4.1 Transfer rate (Frequency of transfer clock) 11.4.2 Transfer data format 11.4.3 Method of transmission 11.4.4 Transmit operation 	
 11.4.1 Transfer rate (Frequency of transfer clock) 11.4.2 Transfer data format 11.4.3 Method of transmission 11.4.4 Transmit operation	
 11.4.1 Transfer rate (Frequency of transfer clock) 11.4.2 Transfer data format 11.4.3 Method of transmission 11.4.4 Transmit operation 11.4.5 Method of reception 11.4.6 Receive operation	

CHAPTER 12. A-D CONVERTER

12.1 Overview	
12.2 Block description	
12.2.1 A-D control registers 0, 1, and 2	
12.2.2 A-D register i (i = 0 to 11)	
12.2.3 Comparator function select register 0, 1 and comparator result register	0, 112-12
12.2.4 A-D conversion interrupt control register	
12.2.5 Port P7 direction register, port P8 direction register	
12.3 A-D conversion method	
12.4 Absolute accuracy and Differential non-linearity error	12-19
12.4.1 Absolute accuracy	
12.4.2 Differential non-linearity error	
12.5 Comparison voltage in 8-bit resolution mode	
12.6 Comparator function	
12.7 One-shot mode	
12.7.1 Settings for one-shot mode	
12.7.2 One-shot mode operation	
12.8 Repeat mode	
12.8.1 Settings for repeat mode	
12.8.2 Repeat mode operation	
12.9 Single sweep mode	
12.9.1 Settings for single sweep mode	
12.9.2 Single sweep mode operation	
12.10 Repeat sweep mode 0	
12.10.1 Settings for repeat sweep mode 0	
12.10.2 Repeat sweep mode 0 operation	
12.11 Repeat sweep mode 1	
12.11.1 Settings for repeat sweep mode 0	
12.11.2 Repeat sweep mode 1 operation	
[Precautions for A-D converter]	

CHAPTER 13. D-A CONVERTER

13.1 Overview	
13.2 Block description	
13.2.1 D-A control register	
13.2.2 D-A Register i (i = 0, 1)	
13.3 D-A conversion method	
13.4 Setting method	
13.5 Operation description	
[Precautions for D-A converter]	

CHAPTER 14. WATCHDOG TIMER

14.1 Block description	14-2
14.1.1 Watchdog timer	
14.1.2 Watchdog timer frequency select register	
14.1.3 Particular function select register 2	
14.2 Operation description	
14.2.1 Basic operation	
14.2.2 Stop period	
14.2.3 Operations in stop mode	
[Precautions for watchdog timer]	

CHAPTER 15. STOP AND WAIT MODES

15.1 Overview	j-2
15.2 Block description	j-3
15.2.1 Particular function select register 015	5-4
15.2.2 Particular function select register 115	5-6
15.2.3 Watchdog timer frequency select register15	5-7
15.3 Stop mode	;-8
15.3.1 Terminate operation at interrupt request occurrence (when using watchdog timer) 15	<u>5-8</u>
15.3.2 Terminate operation at interrupt request occurrence (when not using watchdog timer) 15	5-9
15.3.3 Terminate operation at hardware reset15-	11
15.4 Wait mode	12
15.4.1 Terminate operation at interrupt request occurrence	12
15.4.2 Terminate operation at hardware reset15-	12

CHAPTER 16. POWER SAVING FUNCTIONS

16.1 Overview	16-2
16.1.1 Particular function select register 0	
16.1.2 Particular function select register 1	
16.2 Inactivity of system clock in wait mode	
16.3 Stop of oscillation circuit	
16.4 Pin VREF disconnection	16-7

CHAPTER 17. DEBUG FUNCTION

17.1 Overview

17.2 Block description	
17.2.1 Debug control register 0	
17.2.2 Debug control register 1	
17.2.3 Address compare registers 0 and 1	
17.3 Address matching detection mode	
17.3.1 Setting procedure for address matching detection mode	
17.3.2 Operations in address matching detection mode	
17.4 Out-of-address-area detection mode	17-10
17.4.1 Setting procedure for out-of-address-area detection mode	
17.4.2 Operations in out-of-address-area detection mode	17-11
[Precautions for debug function]	17-12

CHAPTER 18. APPLICATIONS

18.1 Application examples of A-D converter	. 18-2
18.1.1 Application example of A-D converter, using single sweep mode with pins ANo to ANot	. 18-2

CHAPTER 19. FLASH MEMORY VERSION

19.1 Overview	
19.1.1 Memory assignment	
19.1.2 Single-chip mode	
19.1.3 Boot mode	
19.2 Flash memory CPU reprogramming mode	
19.2.1 Flash memory control register	19-10
19.2.2 Status register	19-12
19.2.3 Setting and Terminate procedure for flash memory CPU reprogramming n	
19.2.4 Software commands	
19.2.5 Full status check	19-16
19.2.6 Electrical characteristics	19-17
[Precautions for flash memory CPU reprogramming mode]	19-18
19.3 Flash memory serial I/O mode	19-19
19.3.1 Pin description	19-19
19.3.2 Example of handling control pins in flash memory serial I/O mode	
[Precautions for flash memory serial I/O mode]	19-25
19.4 Flash memory parallel I/O mode	19-26
[Precautions for flash memory parallel I/O mode]	19-27

APPENDIX

Appendix 1. Memory assignment in SFR area	
Appendix 2. Control registers	
Appendix 3. Package outline	
Appendix 4. Examples of handling unused pins	
Appendix 5. Hexadecimal instruction code table	
Appendix 6. Machine instructions	
Appendix 7. Countermeasure against noise	
Appendix 8. 7905 Group Q & A	
Appendix 9. M37905M4C-XXXFP electrical characteristics	
Appendix 10. M37905M4C-XXXFP Standard characteristics	
Appendix 11. Memory assignment of 7905 Group	20-131

Blank Page

CHAPTER 1 DESCRIPTION

- 1.1 Performance overview
- 1.2 Pin configuration
- 1.3 Pin description
- 1.4 Block diagram

1.1 Performance overview

1.1 Performance overview

Table 1.1.1 lists the performance overview of the M37905M4C-XXXFP/SP.

Table 1.1.1 M37905M4C-XXXFP/SP performance overview

	Items		Performance		
Number of basic	instruc	tions	203		
Instruction execution time		ie	50 ns (the minimum instruction at $f(f_{sys}) = 20 \text{ MHz}$)		
External clock in	out free	uency f(XIN)	20 MHz (maximum)		
System clock free	quency	f(f _{sys})	20 MHz (maximum)		
Memory sizes	ROM		32 Kbyte		
	RAM		1024 bytes		
Programmable	P1, P2	, P4, P6, P7	8 bits X 5		
Input/Output ports	P5		6 bits X 1		
	P8		4 bits X 1		
Multifunctional	TA0–T	A9	16 bits X 10		
timer	TB0–T	B2	16 bits X 3		
Serial I/O	UART), UART1, UART2	(UART or clock synchronous serial I/O) X 3		
A-D converter	A-D converter		10-bit successive approximation method X 1 (12 channels)		
D-A converter			8 bits X 2		
Watchdog timer			12 bits X 1		
Interrupt		Maskable	8 external, 20 internal		
			(Any of priority levels 0 through 7 can be set for each interrupt, by software.)		
		Non-maskable	3 internal		
Clock generating	circuit		Built-in (externally connected to a ceramic resonator or a quartz-crystal oscillator)		
PLL frequency m	ultiplie	•	Double, Triple, or Quadruple		
Power source vo	ltage		5 V ± 0.5 V		
Power dissipation	า		125 mW (at f(fsys) = 20 MHz		
Port Input/Output	t Input/O	utput withstand voltage	5 V		
characteristics Output current		ut current	5 mA		
Memory expansion			Not available. (Single-chip mode only)		
Operating ambient temperature range		erature range	–20 °C to 85 °C		
Device structure			CMOS high-performance silicon gate process		
Package	M3	7905M4C-XXXFP	64-pin plastic molded QFP (64P6N-A)		
	M3	7905M4C-XXXSP	64-pin shrink plastic molded SDIP (64P4B)		

1.2 Pin configuration

Figure 1.2.1 shows the M37905M4C-XXXSP pin configuration, and Figure 1.2.2 shows the M37905M4C-XXXFP pin configuration.




Fig. 1.2.1 M37905M4C-XXXSP pin configuration (outline 64P4B, top view)

1.2 Pin configuration




Fig. 1.2.2 M37905M4C-XXXFP pin configuration (outline 64P6N-A, top view)

1.3 Pin description

Tables 1.3.1 and 1.3.2 list the pin description.

Pin	Name	Input/Output	Function			
Vcc, Vss	Power source input	_	Apply 5 V \pm 0.5 V to pin Vcc and 0 V to pin Vss.			
MD0	MD0	Input	This pin switches the operating mode. This is only for the			
MD1	MD1		single-chip mode, so connect this pin to Vss.			
RESET	Reset input	Input	The microcomputer is reset when "L" level is input to this pin.			
XIN	Clock input	Input	Pins X_{IN} and X_{OUT} are the input and output pins of the clock			
			generating circuit, respectively. Connect these pins via a			
			ceramic resonator or a quartz-crystal oscillator. When an			
Хоит	Clock output	Output	external clock is input, this clock should be input to pin X_{IN} ,			
		-	and pin Xout should be left open.			
VCONT	Filter circuit connection	_	To use the PLL frequency multiplier, be sure to connect this			
			pin to the filter circuit.			
AVcc	Analog power source	_	The power source input pin for the A-D converter. Connect this			
	input		pin to Vcc.			
AVss			The power source input pin for the A-D and D-A converters.			
			Connect this pin to Vss.			
Vref	Reference voltage input	Input	This is the reference voltage input pin for the A-D and D-A converters.			
P10-P17	I/O port P1	I/O	P0 is an 8-bit CMOS I/O port and has an I/O direction register.			
			Each pin can function as an input or output port pin. By			
			software, these pins can function as I/O pins for serial I/O.			
P20-P27	I/O port P2	I/O	P2 is an 8-bit I/O port with the same function as port P1.			
			By software, these pins can function as I/O pins for timers			
			A4 and A9. Also, these pins can function as input pins for			
			timers B0 to B2.			
P40-P47	I/O port P4	I/O	P4 is an 8-bit I/O port with the same function as port P1.			
			By software, these pins can function as I/O pins for timers A5 to			
			A8, or as motor drive waveform output pins.			
P5₁–P5₃,	I/O port P5	I/O	P5 is a 6-bit I/O port with the same function as port P1.			
P5₅–P57			By software, these pins can function as input pins for timers B0			
			to B2, input pins for external interrupts, position data input pins			
			in the three-phrase waveform mode, or trigger input pins in the			
			pulse output port mode.			
P60-P67	I/O port P6	I/O	P6 is an 8-bit I/O port with the same function as port P1.			
			By software, these pins can function as I/O pins for timers A0 to			
			A3, or as motor drive waveform output pins.			

Table 1.3.1 Pin description (1)

1.3 Pin description


Table 1.3.2 Pin description (2)

Pin	Name	Input/Output	Function
P70-P77	I/O port P7	I/O	P7 is an 8-bit I/O port with the same function as port P1.
			By software, these pins can function as input pins for the
			A-D converter, or output pins for the D-A converter.
P80-P83	I/O port P8	I/O	P8 is a 4-bit I/O port with the same function as port P1.
			By software, these pins can function as input pins for the
			A-D converter, output pins for the D-A converter, or as I/O
			pins for serial I/O.
P4OUTcut	P4OUTcut input	Input	This pin has the function to forcibly place port P4 pins in the
			input mode (port-output-cutoff function). Also, this pin functions
			as an input pin for $\overline{\text{INT}_0},$ and as an input pin for the port-output-
			cutoff function in the motor drive waveform output mode.
P6OUTcut	P6OUTcut input	Input	This pin has the function to forcibly place port P6 pins in the
			input mode (port-output-cutoff function). Also, this pin functions
			as an input pin for $\overline{INT_4}$, and as an input pin for the port-output-
			cutoff function in the motor drive waveform output mode.

1.4 Block diagram

1.4 Block diagram

Figure 1.4.1 shows the M37905 block diagram.



1.4 Block diagram

MEMORANDUM

CHAPTER 2 CENTRAL PROCESSING UNIT (CPU)


- 2.1 Central processing unit (CPU)
- 2.2 Bus interface unit (BIU)
- 2.3 Access space
- 2.4 Memory assignment
- 2.5 Processor modes

[Precautions for setting of processor mode]

2.1 Central processing unit (CPU)

2.1 Central processing unit (CPU)

The CPU (Central Processing Unit) has 13 registers shown in Figure 2.1.1.





2.1 Central processing unit (CPU)

2.1.1 Accumulator (Acc)

Accumulators A and B are available. Also, accumulators A and B can be connected in series in order to be used as a 32-bit accumulator (accumulator E).

(1) Accumulator A (A)

Accumulator A is the main register of the microcomputer. The transaction of data such as calculation, data transfer, and input/output are performed mainly through accumulator A. It consists of 16 bits, and the low-order 8 bits can also be used separately. The data length flag (m) determines whether the register is used as a 16-bit register or as an 8-bit register. Flag m is a part of the processor status register, which is described later. When an 8-bit register is selected, only the low-order 8 bits of accumulator A are used, and the contents of the high-order 8 bits is unchanged.

(2) Accumulator B (B)

Accumulator B is a 16-bit register with the same function as accumulator A. Accumulator B can be used instead of accumulator A. The use of accumulator B, however except for some instructions, requires more instruction bytes and execution cycles than those of accumulator A. Accumulator B is also affected by flag m just as in accumulator A.

(3) Accumulator E (E)

This 32-bit accumulator consists of accumulator A located in the low-order 16 bits and accumulator B located in the high-order 16 bits. This accumulator is used by an instruction that handles 32-bit data. It is not affected by flag m.

2.1.2 Index register X (X)

Index register X consists of 16 bits and the low-order 8 bits can also be used separately. The index register length flag (x) determines whether the register is used as a 16-bit register or as an 8-bit register. Flag x is a part of the processor status register, which is described later. When an 8-bit register is selected, only the low-order 8 bits of index register X are used, and the contents of the high-order 8 bits are not unchanged.

In an addressing mode in which index register X is used as an index register, the address obtained by adding the contents of this register to the operand's contents is accessed.

Also, each of the MVP, MVN and RMPA instructions uses index register X.

* Refer to "7900 Series Software Manual" for addressing modes and instructions.

2.1.3 Index register Y (Y)

Index register Y is a 16-bit register with the same function as index register X. Just as in index register X, this register is affected by flag X.

2.1 Central processing unit (CPU)

2.1.4 Stack pointer (S)

The stack pointer (S) is a 16-bit register. It is used for a subroutine call or an interrupt. It is also used when addressing modes using the stack are executed. The contents of S indicate an address (stack area) for storing registers during subroutine calls and interrupts. Bank 016 is specified for the stack area. (Refer to section **"2.3 Access space."**)

When an interrupt request is accepted, the microcomputer stores the contents of the program bank register (PG) at the address indicated by the contents of S and decrements the contents of S by 1. Then the contents of the program counter (PC) and the processor status register (PS) are stored. The contents of S after accepting an interrupt request is equal to the contents of S decremented by 5 before accepting of the interrupt request. (See Figure 2.1.2.)

When completing the process in the interrupt routine and returning to the original routine, the contents of registers stored in the stack area are restored into the original registers in the reverse sequence $(PS \rightarrow PC \rightarrow PG)$ by executing the **RTI** instruction. The contents of S is returned to the state before accepting an interrupt request.

The same operation is performed during a subroutine call, however, the contents of PS is not automatically stored. (The contents of PG may not be stored. This depends on the addressing mode.)

During interrupts or subroutine calls, the other registers are not automatically stored. Therefore, if the contents of these registers need to be held on, be sure to store them by software.

Additionally, the S's contents become "0FFF₁₆" at reset. The stack area changes when subroutines are nested or when multiple interrupt requests are accepted. Therefore, make sure of the subroutine's nesting depth not to destroy the necessary data.






Fig. 2.1.2 Contents of stack area after accepting interrupt request

* Refer to "7900 Series Software Manual" for addressing modes and instructions.

2.1.5 Program counter (PC)

The program counter is a 16-bit counter that indicates the low-order 16 bits of the address (24 bits) at which an instruction to be executed next (in other words, an instruction to be read out from an instruction queue buffer next) is stored. The contents of the high-order program counter (PC_H) become "FF₁₆," and the low-order program counter (PC_L) becomes "FE₁₆" at reset. The contents of the program counter becomes the contents of the reset's vector address (addresses FFFE₁₆, FFFF₁₆) just after reset. Figure 2.1.3 shows the program counter and the program bank register.





2.1.6 Program bank register (PG)

The memory space is divided into units of 64 Kbytes. This unit is called "bank." (Refer to section "2.3 Access space.")

The program bank register is an 8-bit register that indicates the high-order 8 bits of the address (24 bits) at which an instruction to be executed next (in other words, an instruction to be read out from an instruction queue buffer next) is stored. These 8 bits indicate a bank.

When a carry occurs after adding the contents of the program counter or adding the offset value to the contents of the program counter in the branch instruction and others, the contents of the program bank register is automatically incremented by 1. When a borrow occurs after subtracting the contents of the program counter, the contents of the program bank register is automatically decremented by 1. Therefore, there is no need to consider bank boundaries during programming, usually.

This register is cleared to "0016" at reset.

2.1.7 Data bank register (DT)

The data bank register is an 8-bit register. In the following addressing modes using the data bank register, the contents of this register is used as the high-order 8 bits (bank) of a 24-bit address to be accessed.

Use the **LDT** instruction when setting a value to this register. This register is cleared to " 00_{16} " at reset.

- Addressing modes using data bank register
 - Direct indirect
 - •Direct indexed X indirect
 - •Direct indirect indexed Y
 - Absolute
 - •Absolute indexed X
 - Absolute indexed Y
 - •Absolute bit relative
 - •Stack pointer relative indirect indexed Y
 - •Multiplied accumulation

* Refer to "7900 Series Software Manual" for addressing modes.

2.1 Central processing unit (CPU)

2.1.8 Direct page register 0 to 3 (DPR0 to DPR3)

Each of direct page registers 0 to 3 (hereafter called the "DPRi") is a 16-bit register. The contents of this register specify the direct page area in bank 0_{16} or in the space across banks 0_{16} and 1_{16} . The following addressing modes use DPRi.

The contents of the DPRi indicate the base address (the lowest address) of the direct page area. The direct page area is specified in the space above this address.

After reset, whether to use DPR0 only or DPR0 to DPR3 can be selected by the direct page register switch bit. (See Figure 2.1.5). This selection specifies the direct page area. Table 2.1.1 lists the selection of the direct page register. Figure 2.1.4 shows setting examples of the direct page area.


At reset, DPR0 = "000016," and each of DPR1 to DPR3 becomes undefined.


- Addressing modes using direct page register
 - Direct
 - Direct indexed X
 - Direct indexed Y
 - Direct indirect
 - Direct indexed X indirect
 - Direct indirect indexed Y
 - Direct indirect long
 - Direct indirect long indexed Y
 - · Direct bit relative

Table 2.1.1 Selection of direct page register

	Direct page register switch bit		
	0	1	
Usable DPRi	DPR0	DPR0 to DPR3	
Direct page area	256 bytes	64 bytes at	
		each DPRi	

* Refer to "7900 Series Software Manual" for addressing modes and instructions.





2.1 Central processing unit (CPU)

Bit	Bit name	Function	At reset	R/W
0	This bit may be either "0" or "1."		1	RW
1	Direct page register switch bit	0 : Only DPR0 is used. 1 : DPR0 through DPR3 are used.	0	RW (Note 1
6 to 2	Fix these bits to "00000."		0	RW
7	Internal ROM bus cycle select bit (Note 2)	0:3¢ 1:2¢	0	RW
Notes 1:	content.)	nged only once. (During the software execution, be sure not y by using the CPU reprogramming mode, clear this bit to "0.	0	

Fig. 2.1.5 Structure of processor mode register 1

2.1 Central processing unit (CPU)

2.1.9 Processor status register (PS)

PS is an 11-bit register.

Figure 2.1.6 shows the structure of PS. Refer to "**7900 Series Software Manual**" for detale about the change of each bit.




Fig. 2.1.6 Structure of PS

(1) Bit 0: Carry flag (C)

This flag retains a carry or a borrow generated in the arithmetic and logic unit (ALU) during an arithmetic operation. This flag is also affected by shift and rotate instructions.

Be sure to use the **SEC** or **SEP** instruction to set this flag to "1"; and be sure to use the **CLC** or **CLP** instruction to clear it to "0".

The contents of this flag is undefined at reset.

(2) Bit 1: Zero flag (Z)

This flag is set to "1" when the result of an arithmetic operation or data transfer is "0," and cleared to "0" when otherwise. This flag is invalid in the decimal arithmetic operation.

Be sure to use the **SEP** instruction to set this flag to "1"; and be sure to use the **CLP** instruction to clear it to "0."

The contents of this flag is undefined at reset.

(3) Bit 2: Interrupt disable flag (I)

This flag disables all maskable interrupts except the following: the address matching detection, watchdog timer, and 0 division interrupts. Interrupts are disabled when this flag is "1." When an interrupt request has been accepted, this flag is automatically set to "1," and multiple interrupts become disabled. Be sure to use the **SEI** or **SEP** instruction to set this flag to "1"; and be sure to use the **CLI** or **CLP** instruction to clear this flag to "0." This flag is set to "1" at reset.

(4) Bit 3: Decimal mode flag (D)

This flag determines whether addition and subtraction are performed in binary or decimal. Binary arithmetic operation is performed when this flag is "0." When it is "1," decimal arithmetic operation is performed with each 8 bits treated as 2-digit decimal (at m = 1) or each 16 bits treated as 4-digit decimal (at m = 0). Decimal adjust is automatically performed. Decimal operation is possible only with the **ADC**, **ADCB**, **SBC** and **SBCB** instructions. Be sure to use the **SEP** instruction to set this flag to "1"; and be sure to use the **CLP** instruction to clear it to "0." This flag is cleared to "0" at reset.

(5) Bit 4: Index register length flag (x)

This flag determines whether each of index register X and index register Y is used as a 16-bit register or an 8-bit register. That register is used as a 16-bit register when this flag is "0," and as an 8-bit register when it is "1" (Note). Be sure to use the **SEP** instruction to set this flag to "1"; and be sure to use the **CLP** instruction to clear it to "0." This flag is cleared to "0" at reset.

(6) Bit 5: Data length flag (m)

This flag determines whether to use data as a 16-bit unit or as an 8-bit unit. Each data is treated as a 16-bit unit when this flag is "0," and as an 8-bit unit when it is "1" (Note).

Be sure to use the **SEM** or **SEP** instruction to set this flag to "1," and be sure to use the **CLM** or **CLP** instruction to clear it to "0."

This flag is cleared to "0" at reset.

Note: When transferring data between registers which are different in bit length, this data is transferred with the length of the transfer destination register, except for the case where the TXA, TYA, TXB, TYB, and TXS instructions used. Refer to "7900 series software manual" for detail.

(7) Bit 6: Overflow flag (V)

This flag is used when addition or subtraction is performed with a word regarded as signed binary. The overflow flag is set to "1" when the result of addition or subtraction exceeds the range between -2147483648 and +2147483647 (when 32-bit length operation), the range between -32768 and +32767 (when 16-bit length operation), or the range between -128 and +127 (when 8-bit length operation).

The overflow flag is also set to "1" when the operation result of the **DIV** or **DIVS** instruction exceeds the length of the register which will store that result. <u>This flag is invalid in the decimal mode</u>. Be sure to use the **SEP** instruction to set this flag to "1," and be sure to use the **CLV** or **CLP** instruction to clear it to "0."

The contents of this flag is undefined at reset.

(8) Bit 7: Negative flag (N)

This flag is set to "1" when the result of arithmetic operation or data transfer is negative. (The most significant bit of the result is "1.") It is cleared to "0" in all other cases. <u>This flag is invalid in the decimal mode</u>. Be sure to use the **SEP** instruction to set this flag to "1," and be sure to use the **CLP** instruction to clear it to "0."

The contents of this flag is undefined at reset.

(9) Bits 10 to 8: Processor interrupt priority level (IPL)

These 3 bits can determine the processor interrupt priority level to one of levels 0 through 7. When the interrupt priority level of a requested interrupt, which has been set in the corresponding interrupt control register, is higher than IPL, that interrupt becomes enabled. When an interrupt request is accepted, IPL is stored in the stack area, and IPL is replaced by the interrupt priority level of the accepted interrupt request.

There are no instruction to directly set or clear the bits of IPL. IPL can be changed by storing the new IPL into the stack area and updating PS with the **PUL** or **PLP** instruction. The contents of IPL is cleared to "000₂" at reset.

2.2 Bus interface unit (BIU)

2.2 Bus interface unit (BIU)

The bus interface unit (hereafter called "BIU") performs the following two operations:

- Instruction prefetch
- Data transfer (read and write)

Figure 2.2.1 shows the bus and BIU.

BIU is structured with four kinds of registers shown in Figure 2.2.2. Table 2.2.1 lists the function of the BIU registers.




Fig. 2.2.1 Bus and BIU




Table 2.2.1 Functions of BIU registers

Functions
Indicates a storage address of the
instruction to be fetched into an
instruction queue buffer, next.
Temporarily stores an instruction
which has been fetched.
Indicates an address from which data
will be read or to which data will be
written, next.
Temporarily stores data which has
been read from memory•I/O device
by BIU or which will be written to
memory•I/O device by the CPU.

Fig. 2.2.2 BIU registers' structure

In the M37905, the internal buses are used when the CPU accesses the internal area (the internal memory and SFR).

2.2.1 Instruction prefetch

While the CPU does not use the internal buses, the BIU reads instructions from the memory and then stores them in the instruction queue buffer. The CPU reads instructions from the instruction queue buffer and executes them, so that the CPU can operate at high speed without access to the memory, which requires a long access time.

The instruction queue buffer can store instructions up to 10 bytes. The contents of the instruction queue buffer is initialized when a branch is made, and the BIU reads a new instruction from the branch destination address.

When instructions in the instruction queue buffer are insufficient for the CPU's needs, the BIU extends the low-level duration of ϕ_{CPU} (See Figure 4.2.1.) in order to keep the CPU waiting until the BIU fetches instructions of the required byte number or more.

Figure 2.2.3 shows operating waveform examples at instruction prefetch. Note that the operation of BIU's instruction prefetch also varies with the store addresses of instructions. Table 2.2.2 lists the store address of prefetched instructions.

When the instruction prefetch from internal memory, the instructions are fetched from 4-byte boundaries, 4 bytes at a time. (See Figure 2.2.3.)

Also, at branch, regardless of the low-order 2 bits' contents (AD_1 and AD_0) of the branch destination address, 4 bytes are fetched at time from the 4-byte boundaries. (See Figure 2.2.3.) In this case,

Table 2.2.2 Store address o	of prefetched instruction
-----------------------------	---------------------------

	Low-order 3 bits			
	at store address			
	AD ₂	AD1	AD ₀	
Even-numbered address	X	X	0	
4-byte boundaries	X	0	0	
8-byte boundaries	0	0	0	

X: It may be either "0" or "1."

out of the data (instructions) which will be output onto the internal code buses, 4 bytes at a time, the instructions assigned at the branch destination address and the following addresses will be fetched into the instruction queue buffer. Accordingly, as listed in Table 2.2.3, the number of bytes to be fetched into the instruction queue buffer varies according to the branch destination address.

	,		•	
Low-order 2 bits of	Low-order 2 bits of branch destination		Low-order 2 bits of address to be	
address		output onto address bus		fetched into instruction
AD ₁	AD ₀	AD ₁	AD ₀	queue buffer
0	0	0	0	4
0	1	0	0	3
1	0	0	0	2
1	1	0	0	1

Table 2.2.3 Number	r of bytes to	be fetched into	instruction	queue buffer
--------------------	---------------	-----------------	-------------	--------------




Fig. 2.2.3 Operation waveform examples at instruction prefetch

2.2 Bus interface unit (BIU)

2.2.2 Data Transfer (read and write)

When the CPU reads or writes data from or to the internal area, it requests the BIU to read or write data. The BIU outputs control signals in order to control the internal address and data buses in response to the request from the CPU. The cycle where the following are performed is referred to "bus cycle":

• The BIU controls buses.

• Data transfer is performed between the internal area and BIU.

Table 2.2.4 lists the bus cycles at access to the internal area. Figure 2.2.4 shows operating waveform examples at reading from or writing to the internal area.

(1) Reading data

The CPU informs the BIU's data address register of the address where the data to be read is stored, so the CPU requests the data. In this case, the CPU waits until the requested data is ready in the BIU.

The BIU outputs the address informed by the CPU onto the internal address bus. Then, the CPU reads the contents of the informed address and takes them into the data buffer. The CPU continues processing using data in the data buffer.

(2) Writing data

The CPU informs the BIU's data address register of the address to which the data will be written, so the CPU writes the data into the data buffer. The BIU outputs the address informed by the CPU onto the internal address bus. Then, the BIU writes the data in the data buffer into the informed address.





Table 2.2.4 Bus cycles at access to internal area

Internal ROM bus cycle select bit: Bit 7 at address 5F₁₆

Note: We usually recommend to select "bus cycle = 2 φ." When reprogramming the internal flash memory in the CPU reprogramming mode, be sure to select bus cycle = 3φ. (Refer to section "19.2 Flash memory CPU reprogramming mode.")

2.2 Bus interface unit (BIU)



2.3 Access space

2.3 Access space

The access space of the M37905 is assigned to a 16-Mbyte space from addresses 0_{16} to FFFFF₁₆. (See Figure 2.3.1.) Note that only the internal memory can be accessed because the M37905 operates only in the single-chip mode.

The memory and I/O devices are assigned in the same access space. Accordingly, it is possible to perform transfer and arithmetic operations using the same instructions, without discrimination of the memory from I/O devices.




Fig. 2.3.1 M37905's access space

2.4 Memory assignment

This section describes the memory assignment in the internal area.

2.4.1 Memory assignment in internal area

SFR (Special Function Register), internal RAM, and internal ROM are assigned to the internal area. Figure 2.4.1 shows the memory assignment in the internal area.

(1) SFR area

The registers used to set the internal peripheral devices are assigned to addresses 0₁₆ to FF₁₆. This area is called SFR. Figures 2.4.2 and 2.4.3 show the SFR area's memory assignment. For each register in the SFR area, refer to each functional description in this manual. For the state of the SFR area immediately after reset, refer to section **"3.3 State of internal area."**

(2) Internal RAM area

The internal RAM area is used as a stack area, as well as an area to store data. Accordingly, be sure to set the nesting depth of a subroutine and multiple interrupts' level not to destroy the necessary data.


When the internal RAM area is followed by an unused area, <u>do not assign a program</u> to the last 8 bytes of the internal RAM area. (Data is allowed to be assigned there. Also, when the internal RAM area is followed by the internal ROM area succeedingly, a program is allowed to be assigned there.)

(3) Internal ROM area

Addresses FFB4₁₆ to FFFF₁₆ are the vector addresses for reset and interrupts. (This is called the interrupt vector table.)

<u>Do not assign a program</u> to the last 8 bytes of the internal ROM area. (Data is allowed to be assigned there.)

2.4 Memory assignment



2.4 Memory assignment

Α	dd	res	

016	(Note 1)
116	(Note 1)
216	(Note 2)
316	Port P1 register
416	(Note 2)
516	Port P1 direction register
616	Port P2 register
716 816	(Note 2)
016 916	Port P2 direction register (Note 2)
A ₁₆	Port P4 register
B16	Port P5 register
C16	Port P4 direction register
D ₁₆	Port P5 direction register
16	Port P6 register
16	Port P7 register
D16	Port P6 direction register
1 16	Port P7 direction register
216	Port P8 register
316	
1 16	Port P8 direction register
5 16	
516	(Note 2)
716	(Note 2)
316	(Note 2)
16	(Note 2)
16 316	
16 16	
)16)16	
16	A-D control register 0
16	A-D control register 1
)16	- -
16	A-D register 0
16	
16	A-D register 1
16	A-D register 2
016	
516	A-D register 3
16	-3
16	A-D register 4
16	~
16 16	A-D register 5
16 16	
16 16	A-D register 6
16	
16	A-D register 7
)16	UART0 transmit/receive mode register
16	UART0 baud rate register (BRG0)
216	
316	UART0 transmit buffer register
16	UART0 transmit/receive control register 0
D 16	UART0 transmit/receive control register 1
5 16	UART0 receive buffer register
16	-
316	UART1 transmit/receive mode register
916	UART1 baud rate register (BRG1)
A16 B16	UART1 transmit buffer register
516 16	LIART1 transmit/receive control register 0
16 16	UART1 transmit/receive control register 0
16	UART1 transmit/receive control register 1
16	UART1 receive buffer register

Address	
4016	Count start flag 0
4016 4116	Count start flag 1
4116 4216	One-shot start flag 0
	*
4316	One-shot start flag 1
4416	Up-down flag 0
4516	Timer A clock division select register
4616	Timer A0 register
4716	
4816	Timer A1 register
4916	
4A16	Timer A2 register
4B16	
4C16	Timer A3 register
4D16	Timer AS register
4E16	Times A 4 as sister
4F16	Timer A4 register
5016	
5116	Timer B0 register
5216	
5316	Timer B1 register
54 ₁₆	
55 ₁₆	Timer B2 register
5616	Timer A0 mode register
5016 5716	Timer A1 mode register
57/16 5816	
	Timer A2 mode register
5916	Timer A3 mode register
5A16	Timer A4 mode register
5B16	Timer B0 mode register
5C16	Timer B1 mode register
5D16	Timer B2 mode register
5E16	Processor mode register 0
5F16	Processor mode register 1
6016	Watchdog timer register
6116	Watchdog timer frequency select register
6216	Particular function select register 0
6316	Particular function select register 1
6416	Particular function select register 2
6516	(Note 2)
6616	Debug control register 0
6716	Debug control register 1
6816	
69 ₁₆	Address compare register 0 (Note 3)
6A16	
6B16	
6C16	Address compare register 1 (Note 3)
	Audress compare register i (Note 3)
6D16	INIT_ interment of the line
6E16	INT3 interrupt control register
6F16	INT4 interrupt control register
7016	A-D conversion interrupt control register
71 ₁₆	UART0 transmit interrupt control register
7216	UART0 receive interrupt control register
7316	UART1 transmit interrupt control register
7416	UART1 receive interrupt control register
7516	Timer A0 interrupt control register
7616	Timer A1 interrupt control register
7716	Timer A2 interrupt control register
7816	Timer A3 interrupt control register
7916	Timer A4 interrupt control register
7A16	Timer B0 interrupt control register
7B ₁₆	Timer B1 interrupt control register
7C ₁₆	Timer B2 interrupt control register
7D ₁₆	INT ₀ interrupt control register
. 0.0	
7F10	
7E ₁₆ 7E ₁₆	INT1 interrupt control register
7E16 7F16	INT2 interrupt control register

Address 8016	(N=1= 0)
81 ₁₆	(Note 2)
82 ₁₆	(Note 2)
8316	(Note 2)
84 ₁₆	(Note 2) (Note 2)
8516	(Note 2)
86 ₁₆	
87 ₁₆	(Note 2)
8816	(Note 2)
0016 8916	
8916 8A16	
8B16	(Note 2)
оD16 8С16	
8C16 8D16	(Note 2)
8E16	
0⊑16 8E16	(Note 2)
9016	
9016 9116	(Note 2)
9116 9216	
0210	(Note 2)
9316	
94 ₁₆	F (1) (1) (1) (1) (1) (1) (1) (1) (1) (1)
9516	External interrupt input read register
9616	D-A control register
9716	
9816	D-A register 0
99 16	D-A register 1
9A16	
9B16	
9C16	(Note 2)
9D16	(Note 2)
9E16	Flash memory control register (Note 4)
9F16	

Notes 1: Do not read from and write to this register.

 Do not write to this register.
 When these registers are accessed, set the address compare register access enable bit (bit 2 at address 6716) to "1." (Refer to "CHAPTER 17. DEBUG FUNCTION.")

4: This register is assigned only to the flash memory version. (Refer to "CHAPTER 19. FLASH MEMORY VERSION.") Nothing is assigned here in the mask ROM version.

Fig. 2.4.2 SFR area's memory map (1)

2.4 Memory assignment

ddress		Address	
A016	Pulse output control register	C0 ₁₆	
A116	·	C1 16	
A216	Pulse output data register 0	C216	
A316		C3 ₁₆	
A416	Pulse output data register 1	C4 16	
A516		C5 16	
A616	Waveform output mode register	C616	
A716	Dead-time timer	C7 16	
A816	Three-phase output data register 0	C8 16	
A916	Three-phase output data register 1	C9 ₁₆	
AA16	Position-data-retain function control register	CA 16	
AB ₁₆		CB 16	
AC ₁₆	Serial I/O pin control register	CC 16	
AD ₁₆		CD 16	
AE ₁₆	Port P2 pin function control register	CE 16	
AF ₁₆		CF 16	
B016	UART2 transmit/receive mode register	D0 16	
B116	UART2 baud rate register (BRG2)	D1 16	
B216	UART2 transmit buffer register	D216	
B316		D316	
B416	UART2 transmit/receive control register 0	D4 16	
B516	UART2 transmit/receive control register 1	D5 16	
B616	UART2 receive buffer register	D6 16	
B716		D7 16	
B816	(Note 5)	D8 16	
B916	() - (- 5)	D916	
BA ₁₆	(Note 5)	DA 16	
BB ₁₆	(Note 5)	DB16	Corr
BC ₁₆ BD ₁₆	Clock control register 0	DC ₁₆	
BE ₁₆	(Note 5) (Note 5)	DD16 DE16	Corr
BF16	(Note 5)	DE16 DF16	
DI 16	(Note 5)	DF16 E016	
		E016	
		E216	
		E316	
		E416	
		E516	
		E616	
		E716	
		E816	
		E916	
		EA16	
		EB16	
		EC ₁₆	
		ED16	
		EE16	
		EF16	
		F016	
		F1 ₁₆	UART
		F216	UART
		F316	
		F416	
		F416 F516	Ti
			Ti
		F516	
		F516 F616	Ti
		F516 F616 F716	Ti Ti

C0 ₁₆	
C1 16	
C2 ₁₆	
C316	
	lin dour firm 4
C4 16	Up-down flag 1
C516	
C616	
C7 16	Timer A5 register
C8 16	Timer A6 register
C9 ₁₆	· · · · · · · · · · · · · · · · · · ·
CA 16	
CB16	Timer A7 register
CC 16	Timer A8 register
CD 16	
CE 16	Times AQ as sister
CF 16	Timer A9 register
D0 16	Timer A01 register
D1 16	
D216	Times Adv as sister
D316	Timer A11 register
D4 16	Timer A21 register
D5 16	
D6 16	Timer A5 mode register
D7 16	Timer A6 mode register
D8 16	
	Timer A7 mode register
D916	Timer A8 mode register
DA 16	Timer A9 mode register
DB16	A-D control register 2
DC16	Comparator function select register 0
	· · · · · · · · · · · · · · · · · · ·
DD16	Comparator function select register 1
DE16	Comparator result register 0
DF 16	Comparator result register 1
E016	
	A-D register 8
E1 ₁₆	
E216	A-D register 9
E316	A D logister s
E416	
E516	A-D register 10
E616	A-D register 11
E716	- 3
E816	(Note 5)
E916	(Al-1- E)
EA16	(Note 5)
EA16	(Note 5)
	(Note 5)
EB ₁₆	(Note 5) (Note 5)
	(Note 5)
EB16 EC16	(Note 5) (Note 5)
EB ₁₆ EC ₁₆ ED ₁₆	(Note 5) (Note 5) (Note 5) (Note 5)
EB16 EC16 ED16 EE16	(Note 5) (Note 5) (Note 5) (Note 5) (Note 5)
EB16 EC16 ED16 EE16 EF16	(Note 5) (Note 5) (Note 5) (Note 5)
EB16 EC16 ED16 EE16	(Note 5) (Note 5) (Note 5) (Note 5) (Note 5) (Note 5) (Note 5)
EB16 EC16 ED16 EE16 EF16	(Note 5) (Note 5) (Note 5) (Note 5) (Note 5)
$\begin{array}{c} EB_{16}\\ ED_{16}\\ EE_{16}\\ EF_{16}\\ F0_{16}\\ F1_{16} \end{array}$	(Note 5) (Note 5) (Note 5) (Note 5) (Note 5) (Note 5) (Note 5) UART2 transmit interrupt control register
$\begin{array}{c} EB_{16} \\ EC_{16} \\ ED_{16} \\ EF_{16} \\ F0_{16} \\ F1_{16} \\ F2_{16} \end{array}$	(Note 5) (Note 5) (Note 5) (Note 5) (Note 5) (Note 5) (Note 5)
$\begin{array}{c} EB_{16} \\ ED_{16} \\ EE_{16} \\ EF_{16} \\ F0_{16} \\ F1_{16} \\ F2_{16} \\ F3_{16} \end{array}$	(Note 5) (Note 5) (Note 5) (Note 5) (Note 5) (Note 5) (Note 5) UART2 transmit interrupt control register
$\begin{array}{c} EB_{16} \\ EC_{16} \\ ED_{16} \\ EF_{16} \\ F0_{16} \\ F1_{16} \\ F2_{16} \end{array}$	(Note 5) (Note 5) (Note 5) (Note 5) (Note 5) (Note 5) (Note 5) UART2 transmit interrupt control register
$\begin{array}{c} EB_{16} \\ ED_{16} \\ EE_{16} \\ EF_{16} \\ F0_{16} \\ F1_{16} \\ F2_{16} \\ F3_{16} \end{array}$	(Note 5) (Note 5) (Note 5) (Note 5) (Note 5) (Note 5) (Note 5) UART2 transmit interrupt control register
$\begin{array}{c} EB_{16} \\ EC_{16} \\ ED_{16} \\ EE_{16} \\ EF_{16} \\ F0_{16} \\ F1_{16} \\ F2_{16} \\ F3_{16} \\ F4_{16} \\ F5_{16} \end{array}$	(Note 5) (Note 5) (Note 5) (Note 5) (Note 5) (Note 5) UART2 transmit interrupt control register UART2 receive interrupt control register Timer A5 interrupt control register
$\begin{array}{c} EB_{16} \\ EC_{16} \\ ED_{16} \\ EE_{16} \\ EF_{16} \\ F0_{16} \\ F1_{16} \\ F2_{16} \\ F3_{16} \\ F5_{16} \\ F6_{16} \end{array}$	(Note 5) (Note 5) (Note 5) (Note 5) (Note 5) (Note 5) UART2 transmit interrupt control register UART2 receive interrupt control register Timer A5 interrupt control register Timer A6 interrupt control register
$\begin{array}{c} EB_{16} \\ EC_{16} \\ ED_{16} \\ EE_{16} \\ FO_{16} \\ F1_{16} \\ F2_{16} \\ F3_{16} \\ F3_{16} \\ F4_{16} \\ F5_{16} \\ F6_{16} \\ F6_{16} \\ F7_{16} \end{array}$	(Note 5) (Note 5) (Note 5) (Note 5) (Note 5) (Note 5) UART2 transmit interrupt control register UART2 receive interrupt control register Timer A5 interrupt control register Timer A6 interrupt control register Timer A7 interrupt control register
$\begin{array}{c} EB_{16} \\ EC_{16} \\ ED_{16} \\ EE_{16} \\ FO_{16} \\ F1_{16} \\ F2_{16} \\ F3_{16} \\ F4_{16} \\ F5_{16} \\ F6_{16} \\ F6_{16} \\ F7_{16} \\ F8_{16} \end{array}$	(Note 5) (Note 5) (Note 5) (Note 5) (Note 5) (Note 5) (Note 5) UART2 transmit interrupt control register UART2 receive interrupt control register Timer A5 interrupt control register Timer A6 interrupt control register Timer A7 interrupt control register Timer A8 interrupt control register
$\begin{array}{c} EB_{16} \\ EC_{16} \\ ED_{16} \\ EE_{16} \\ FO_{16} \\ F1_{16} \\ F2_{16} \\ F3_{16} \\ F3_{16} \\ F4_{16} \\ F5_{16} \\ F6_{16} \\ F6_{16} \\ F7_{16} \end{array}$	(Note 5) (Note 5) (Note 5) (Note 5) (Note 5) (Note 5) UART2 transmit interrupt control register UART2 receive interrupt control register Timer A5 interrupt control register Timer A6 interrupt control register Timer A7 interrupt control register
$\begin{array}{c} EB_{16} \\ EC_{16} \\ ED_{16} \\ ED_{16} \\ EF_{16} \\ FO_{16} \\ FO_{16} \\ FO_{16} \\ FS_{16} \\ FG_{16} \\ FG_{16} \\ FS_{16} $	(Note 5) (Note 5) (Note 5) (Note 5) (Note 5) (Note 5) (Note 5) UART2 transmit interrupt control register UART2 receive interrupt control register Timer A5 interrupt control register Timer A6 interrupt control register Timer A7 interrupt control register Timer A8 interrupt control register
$\begin{array}{c} EB_{16} \\ EC_{16} \\ ED_{16} \\ ED_{16} \\ EF_{16} \\ FO_{16} \\ FO_{16} \\ FO_{16} \\ FS_{16} \\ FG_{16} \\ FG_{16} \\ FS_{16} $	(Note 5) (Note 5) (Note 5) (Note 5) (Note 5) (Note 5) (Note 5) UART2 transmit interrupt control register UART2 receive interrupt control register Timer A5 interrupt control register Timer A6 interrupt control register Timer A7 interrupt control register Timer A8 interrupt control register
$\begin{array}{c} EB_{16} \\ EC_{16} \\ ED_{16} \\ EE_{16} \\ EF_{16} \\ FO_{16} \\ FO_{16} \\ FO_{16} \\ FS_{16} \\ FS_{16} \\ FS_{16} \\ FS_{16} \\ FS_{16} \\ FS_{16} \\ FB_{16} \\ FB_{16} \end{array}$	(Note 5) (Note 5) (Note 5) (Note 5) (Note 5) (Note 5) (Note 5) UART2 transmit interrupt control register UART2 receive interrupt control register Timer A5 interrupt control register Timer A6 interrupt control register Timer A7 interrupt control register Timer A8 interrupt control register
$\begin{array}{c} EB_{16} \\ EC_{16} \\ ED_{16} \\ ED_{16} \\ EE_{16} \\ FO_{16} \\ FB_{16} \\ FO_{16} \\ FO_{16} \\ FO_{16} \\ FO_{16} \end{array}$	(Note 5) (Note 5) (Note 5) (Note 5) (Note 5) (Note 5) UART2 transmit interrupt control register UART2 transmit interrupt control register UART2 receive interrupt control register Timer A5 interrupt control register Timer A6 interrupt control register Timer A7 interrupt control register Timer A9 interrupt control register
$\begin{array}{c} EB_{16} \\ EC_{16} \\ ED_{16} \\ EE_{16} \\ EF_{16} \\ FO_{16} \\ FO_{16} \\ FO_{16} \\ FS_{16} \\ FS_{16} \\ FS_{16} \\ FS_{16} \\ FS_{16} \\ FS_{16} \\ FB_{16} \\ FB_{16} \end{array}$	(Note 5) (Note 5) (Note 5) (Note 5) (Note 5) (Note 5) (Note 5) UART2 transmit interrupt control register UART2 receive interrupt control register Timer A5 interrupt control register Timer A6 interrupt control register Timer A7 interrupt control register Timer A8 interrupt control register
$\begin{array}{c} EB_{16} \\ EC_{16} \\ ED_{16} \\ ED_{16} \\ FD_{16} \\ FO_{16} \\ FO_{16} \\ FO_{16} \\ FS_{16} \\ FS_{16} \\ FS_{16} \\ FS_{16} \\ FS_{16} \\ FB_{16} \\ FB_{16} \\ FD_{16} \\ FD_{16} \end{array}$	(Note 5) (Note 5) (Note 5) (Note 5) (Note 5) (Note 5) (Note 5) UART2 transmit interrupt control register UART2 transmit interrupt control register UART2 receive interrupt control register Timer A5 interrupt control register Timer A6 interrupt control register Timer A7 interrupt control register Timer A9 interrupt control register Timer A9 interrupt control register
$\begin{array}{c} EB_{16} \\ EC_{16} \\ ED_{16} \\ ED_{16} \\ FD_{16} \\ FD_{16} \\ FD_{16} \\ FD_{16} \\ FD_{16} \\ FB_{16} \\ FB_{16} \\ FD_{16} $	(Note 5) (Note 5) (Note 5) (Note 5) (Note 5) (Note 5) (Note 5) UART2 transmit interrupt control register UART2 transmit interrupt control register UART2 receive interrupt control register Timer A5 interrupt control register Timer A6 interrupt control register Timer A8 interrupt control register Timer A9 interrupt control register INTs interrupt control register INTs interrupt control register
$\begin{array}{c} EB_{16} \\ EC_{16} \\ ED_{16} \\ ED_{16} \\ FD_{16} \\ FO_{16} \\ FO_{16} \\ FO_{16} \\ FS_{16} \\ FS_{16} \\ FS_{16} \\ FS_{16} \\ FS_{16} \\ FB_{16} \\ FB_{16} \\ FD_{16} \\ FD_{16} \end{array}$	(Note 5) (Note 5) (Note 5) (Note 5) (Note 5) (Note 5) (Note 5) UART2 transmit interrupt control register UART2 transmit interrupt control register UART2 receive interrupt control register Timer A5 interrupt control register Timer A6 interrupt control register Timer A7 interrupt control register Timer A9 interrupt control register Timer A9 interrupt control register

Note 5: Do not write to this register.

Fig. 2.4.3 SFR area's memory map (2)

2.5 Processor modes

The M37905 operates only in the single-chip mode. Figure 2.5.1 shows the memory assignment of the M37905.




Fig. 2.5.1 Memory assignment of M37905

2.5.1 Single-chip mode

In this mode, ports P1, P2, P4 to P8 serve as programmable I/O ports. (When an internal peripheral device is used, the corresponding port pin serves as the device's I/O pin).

In this mode, only the internal area (SFR, internal RAM, and internal ROM) can be accessed.

2.5 Processor modes

2.5.2 Setting of processor mode

The processor mode is set by the following:

Voltage level applied to the MD0 and MD1 pins

• Processor mode bits (bits 1 and 0 at address $5E_{16}$)

The Vss-level voltage must be applied to the MD0 and MD1 pins, because the M37905 operates only in the single-chip mode. Also, the processor mode bit must be "00."

Figure 2.5.2 shows the structure of the processor mode register 0 (address 5E16).

	sor mode register 0 (Address 5E	0	XX	
Bit	Bit name	Function	At reset	R/W
0	Processor mode bits	0 0 : Single-chip mode 0 1 : Do not select.	0	RW
1		1 0 : Do not select. 1 1 : Do not select.	0	RW
2	Any of these bits may be either "	ny of these bits may be either "0" or "1."		RW
3	-		1	RW
4	Interrupt priority detection time select bits	b5 b4 0 0 : 7 cycles of f _{sys} 0 1 : 4 cycles of f _{sys}	0	RW
5		1 0 : 2 cycles of f_{sys} 1 1 : Do not select.	0	RW
6	Software reset bit	The microcomputer is reset by writing "1" to this bit. The value is "0" at reading.	0	WO
7	Fix this bit to "0."		0	RW



[Precautions for setting of processor mode]

[Precautions for setting of processor mode]

The M37905 operates only in the single-chip mode. Therefore, for the M37905, do as follows:

- The MD0 and MD1 pins must be connected to Vss.
- The processor mode bits (bits 0 and 1 at address $5E_{16}$) must be fixed to "002."

[Precautions for setting of processor mode]

MEMORANDUM





- 3.1 Reset operation
- 3.2 Pin state
- 3.3 State of internal area
- 3.4 Internal processing sequence after reset

RESET

3.1 Reset operation

There are 3 ways to reset the microcomputer:

- Hardware reset : Apply "L" level of voltage to pin RESET while the power source voltage (Vcc) meets the recommended operating conditions.
- Software reset : Write "1" to the software reset bit (bit 6 at address 5E₁₆) while the power source voltage (Vcc) meets the recommended operating conditions.
- Power-on reset : After power-on, raise the voltage level at pin Vcc to the level, which meets the recommend operating conditions, with "L" level of voltage applied to pin RESET.

3.1 Reset operation

Operations of hardware, software, and power-on reset are described below.

3.1.1 Hardware reset

Figure 3.1.1 shows an example of hardware reset timing.




Fig. 3.1.1 Example of hardware reset timing

The following explains how the microcomputer operates in the above periods, \oplus to $\circledast.$

- ① After applying "L" level of voltage to pin RESET, the microcomputer initializes pins within a period of several ten cycles of f_{sys}. (Refer to section "**3.2 Pin state.**")
- ② The microcomputer initializes the central processing unit (CPU) and SFR area in the following periods. (Refer to section "3.3 State of internal area.")
 - While pin RESET is at "L" level.
 - In the period of 8 to 9 cycles of f_{sys} after pin RESET goes from "L" to "H."
- ③ After ②, the microcomputer performs "Internal processing sequence after reset." (Refer to section "3.4 Internal processing sequence after reset.")
- ④ The microcomputer executes a program beginning with the address which has been set into the reset vector addresses (addresses FFFE₁₆ and FFFF₁₆).

3-2

3.1.2 Software reset

The microcomputer initializes pins, CPU, and SFR area just as in the case of hardware reset (Refer to sections **"3.2 Pin state"** and **"3.3 State of internal area."**) by writing "1" to the software reset bit. (See Figure 3.1.2.)

After initialization is completed, the microcomputer performs "Internal processing sequence after reset." (Refer to section "3.4 Internal processing sequence after reset.") After that, it executes a program beginning with the address which has been set into the reset vector addresses (addresses $FFFE_{16}$ and $FFFF_{16}$).

	-	0		0
Bit	Bit name	Function	At reset	R/W
0	Processor mode bits	0 0 : Single-chip mode 0 1 : Do not select.	0	RW
1		1 0 : Do not select. 1 1 : Do not select.	0	RW
2	Any of these bits may be either '	y of these bits may be either "0" or "1."		RW
3			1	RW
4	Interrupt priority detection time select bits	b5 b4 0 0 : 7 cycles of f _{sys} 0 1 : 4 cycles of f _{sys}	0	RW
5		1 0 : 2 cycles of f _{sys} 1 1 : Do not select.	0	RW
6	Software reset bit	The microcomputer is reset by writing "1" to this bit. The value is "0" at reading.	0	WO
7	Fix this bit to "0."		0	RW

Fig. 3.1.2 Structure of processor mode register 0

3.1 Reset operation

3.1.3 Power-on reset

The following describes the operation of the microcomputer at power-on reset.

- ① After powered on, within the several ten cycles of f_{sys} after the voltage level at pin Vcc meets the recommended operating conditions with the voltage level at pin $\overrightarrow{RESET} = "L,"$ the microcomputer initializes pins; refer to section "3.2 Pin state."
- ② After the voltage level at pin RESET goes from "L" to "H," the microcomputer initializes the CPU and SFR area within a period of 8 to 9 cycles of f_{sys}. (Contents of the internal RAM area become undefined; refer to section "3.3 State of internal area.")
- ③ After ②, the microcomputer performs "Internal processing sequence after reset."; refer to section "3.4 Internal processing sequence after reset."
- ④ The microcomputer executes a program beginning with the address which has been set into the reset vector addresses (addresses FFFE₁₆ and FFFF₁₆).

Figure 3.1.3 shows the power-on reset conditions. Figure 3.1.4 shows an example of a power-on reset circuit.

After the voltage level at pin Vcc meets the recommended operating conditions and the oscillator's operation is stabilized (See Figure 3.1.3.), apply "L" level of voltage to pin RESET for 10 μ s or more. When an oscillator is used, the time required for stabilizing oscillation depends on the oscillator. For details, contact the oscillator manufacturer.




Fig. 3.1.3 Power-on reset conditions




Fig. 3.1.4 Example of power-on reset circuit

3.2 Pin state

Table 3.2.1 lists the microcomputer's pin state while the voltage level at pin RESET is "L."

Table 3.2.1	Pin sta	te while v	voltage leve	el at pin	RESET is "L"
-------------	---------	------------	--------------	-----------	--------------

	Pin MD1's level	Pin MD0's level	Pin (Bus, Port) name	Pin state
MASK ROM version,	Vss	Vss	P1, P2, P4–P8	Floating.
Flash memory version				
(Note 1)				
Flash memory version	Vcc	Vss	P1, P2, P4–P8	Floating.
(Note 1)		Vcc	P1, P2, P4–P8	Floating (Note 2).

Notes 1: Refer to "CHAPTER 19. FLASH MEMORY VERSION."

2: Pins P56, P57 and P60 to P65 output "H" or "L" level when "H" level of voltage is applied to pin V_{CONT} and "L" level to pins P70, P71.

RESET

3.3 State of internal area

3.3 State of internal area

Figure 3.3.1 shows the state of CPU registers immediately after reset. Figures 3.3.2 to 3.3.9 show the state of the SFR and internal RAM areas immediately after reset.

): "0" immediately after reset. 1: "1" immediately after reset. ?: Undefined immediately after 	Fix this bit to	
Register name	State immediate	ely after reset
Accumulator A (A)	b15 b8	b7 b0 ?
Accumulator B (B)	b15 b8 ?	b7 b0 ?
Index register X (X)	b15 b8	b7 b0
Index register Y (Y)	b15 b8	b7 b0 ?
Stack pointer (S)	b15 b8	b7 b0
Data bank register (DT)	0F16	b7 b0 0016
Program bank register (PG)		b7 b0 0016
Program counter (PC)	b15 b8 Contents at address FFFF ₁₆	b7 b0 Contents at address FFFE ₁₆
Direct page register 0 (DPR0)	b15 b8 0016	b7 b0 0016
Direct page register i (DPRi) (i = 1 to 3)	b15 b8	b7 b0 ?
Processor status register (PS)	b15 b8 0 0 0 0 0 0 0 0	b7 b0 ? ? 0 0 0 1 ? ?
	IPL	N V m x D I Z C

Fig. 3.3.1 State of CPU registers immediately after reset

3.3 State of internal area

●SFI	R area (Addresses 016	to FF16)	
RV) : It is possible to read the bit) : The written value becomes	t state at reading. The written value t state at reading. The written value s valid. It is impossible to read the bi npossible to read the bit state. The v	becomes invalid. it state.
0 1	 immediately after reset : "0" immediately after reset : "1" immediately after reset : Undefined immediately after reset. 	·	reading.
Address 016	s Register name	Access characteristics b7 b0 (Note 1)	State immediately after reset
116 216 316	Port P1 register	(Note 1) (Note 2) RW	? ? ?
416 516 616	Port P1 direction register Port P2 register	(Note 2) RW RW	? 0016 ?
716 816 916	Port P2 direction register	(Note 2) RW (Note 2)	? 0016 ?
A16 B16 C16	Port P4 register Port P5 register Port P4 direction register	RW RW RW	? ? ? ? ? ? ? ? ? ? 0016
D16 E16 F16	Port P5 direction register Port P6 register Port P7 register	RW RW RW	0 0 0 ? 0 0 ? ?
1016 1116 1216	Port P6 direction register Port P7 direction register Port P8 register	RW RW RW	0016 0016 ? ? ? ? 0 0 0 0
1316 1416 1516	Port P8 direction register	RW	? ? ? ? ? 0 0 0 0 ?
1616 1716 1816		(Note 2) (Note 2) (Note 2)	? ? ?
1916 1A16 1B16		(Note 2)	? ? ?
1C16 1D16 1E16	A-D control register 0	RW	? ? 0 0 0 0 0 ? ? ?
1F16	A-D control register 1	RW	0 0 0 0 0 1 1

2: Do not write to this register.

Fig. 3.3.2 State of SFR and internal RAM areas immediately after reset (1)

RESET

3.3 State of internal area

	s Register name	Access characteristics	State immediately after rese				
2016	1	(Note 3)					
2116	A-D register 0	(Note 3)					
2216	<pre>></pre>	(Note 3)	?				
2316	A-D register 1	(Note 3)	000000?				
2416		(Note 3)	?				
2516	A-D register 2	(Note 3)	000000				
2616	A D register 2	(Note 3)	?				
2716	A-D register 3	(Note 3)	0 0 0 0 0 0 ?				
2816	A-D register 4	(Note 3)	?				
2916		(Note 3)	0000000				
2A16	A-D register 5	(Note 3)	?				
2B16		(Note 3)	0000000				
2C16	A-D register 6	(Note 3)	?				
2D16		(Note 3)	0000000?				
2E16	A-D register 7	(Note 3)	?				
2F16	Ĵ	(Note 3)	0 0 0 0 0 0 ?				
3016	UART0 transmit/receive mode register	RW	0016				
3116 3216	UART0 baud rate register (BRG0)	WO	?				
3216 3316	UART0 transmit buffer register	WO	?				
0.4		WC					
2540	UART0 transmit/receive control register 0	RW RO RW					
3616	UART0 transmit/receive control register 1						
3716	UART0 receive buffer register	RO					
3816	UART1 transmit/receive mode register	RW	0016				
3916	UART1 baud rate register (BRG1)	WO	?				
3A16	OARTI bauu Tale Tegisler (BRGT)	WO	?				
3B16	UART1 transmit buffer register	WC	•				
3C16	UART1 transmit/receive control register 0	RW RO RW					
	UART1 transmit/receive control register 1	RO RW RO RW					
3E16	-	RO	?				
3F16	UART1 receive buffer register	RC					

Note 3: The access characteristics at addresses 2016 to 2F16 vary according to the contents of the comparator function select register 0 (address DC16). (Refer to "CHAPTER 12. A-D CONVERTER.")



3.3 State of internal area

		b7			b0	b7							b
4016	Count start register 0			RW					0	016			
4116	Count start register 1			RW			?		0	0	0	0	0
4216	One-shot start register 0	RW		WO		0	?)	0	0	0	0	0
4316	One-shot start register 1	RW		WO		Ø	?)	0	0	0	0	0
4416	Up-down register 0	WC)	RW		0	0	0	0	0	0	0	0
4516	Timer A clock division select register			RWR	RW	0	0	0	0	0	0	0	0
4616			(Note 4)					?	>			
4716	Timer A0 register		(Note 4)					?)			
4816			(Note 4)					?)			
4916	Timer A1 register		(Note 4)					?)			
4A16			(Note 4)					?)			
4B16	Timer A2 register		(Note 4)					?)			
4C16			(Note 4)					?)			
4D16	Timer A3 register		(Note 4)					?)			
4E16			(Note 4)					?)			
4 F 16	Timer A4 register		(Note 4)					?)			
5016	TUNEDO		(Note 5)					?)			
5116	Timer B0 register		(Note 5)					?)			
5216			(Note 5)					?)			
5316	Timer B1 register		(Note 5)		?							
5416	T' Do it		(Note 5)		?							
5516	Timer B2 register		(Note 5)					?)			
5616	Timer A0 mode register			RW					00	D16			
5716	Timer A1 mode register			RW					00	D16			
5816	Timer A2 mode register			RW					00	D16			
5916	Timer A3 mode register			RW					00	D16			
5A16	Timer A4 mode register			RW					00	D16			
5B16	Timer B0 mode register	RW	(Note 6)	RW		0	0	?	0	0	0	0	0
5C16	Timer B1 mode register	RW	(Note 6)	RW		0	0	?	0	0	0	0	0
5D16	Timer B2 mode register	RW	(Note 6)	RW		0	0	?	0	0	0	0	0
5E16	Processor mode register 0	RWWC)	RW		0	0	0	0	1	0	0	0
5F16	Processor mode register 1			RW		0	10	a	NO)	0	0	0	1

Notes 4: The access characteristics at addresses 4616 to 4F16 vary according to the timer A's operating mode. (Refer to "CHAPTER 7. TIMER A.")

5: The access characteristics at addresses 5016 to 5516 vary according to the timer B's operating mode. (Refer to "CHAPTER 8. TIMER B.")

6: The access characteristics for bit 5 at addresses 5B16 to 5D16 vary according to the timer B's operating mode. (Refer to "CHAPTER 8. TIMER B.")

Fig. 3.3.4 State of SFR and internal RAM areas immediately after reset (3)

3.3 State of internal area

RESET

6216 6316 6416	Watchdog timer register Watchdog timer frequency select register Particular function select register 0				b0	b7							
6216 6316 6416	Particular function select register 0	עעם		(No	te 7)			7	? (No	ote 8	3)		
6316 6416		RVV	RW		RW	0	0			?			0
6416 I					RW (Note 9)	Ø	0	0	Ø	0	6	0	0
• • • •	Particular function select register 1		RW	RW	RWRW (Note 10)	0	0	0	0	0)Ø	(Not	e 1
	Particular function select register 2								?)			
65 16				(Not	e 12)				?)			
66 16	Debug control register 0				RW	1	Q	(Note 11)	0	Q	(N	ote	11)
67 16	Debug control register 1		ROF	20	RW RW RO RW	0	0	0	?	0	0	0	6
68 16				RW (Note 13)				?)			
69 16	Address comparison register 0			RW (Note 13)				?)			
6A 16				RW (Note 13)				?)			
6B16				RW (Note 13)				?)			
6C16	Address comparison register 1	RW RW RW RW RW RW RW RO RO RW (N RW (N RW) RW (N RW)	Note 13)				?)					
6D16	Ĺ			RW (Note 13)				?)			
6E16	INT3 interrupt control register				RW	?		0	0	0	0	0	0
6F16	INT4 interrupt control register				RW	?		0	0	0	0	0	0
7016	A-D conversion interrupt control register				RW		1	?		?	0	0	0
71 16	UART0 transmit interrupt control register				RW		1	?		0	0	0	0
7216	UART0 receive interrupt control register				RW		1	?		0	0	0	0
7316	UART1 transmit interrupt control register				RW		1	?		0	0	0	0
7416	UART1 receive interrupt control register				RW		1	?		0	0	0	0
7516	Timer A0 interrupt control register				RW		1	?		0	0	0	0
76 16	Timer A1 interrupt control register				RW		1	?		0	0	0	0
7716	Timer A2 interrupt control register				RW	?		?		0	0	0	0
78 16	Timer A3 interrupt control register				RW		1	?		0	0	0	0
7916	Timer A4 interrupt control register				RW		1	?		0	0	0	0
7A16	Timer B0 interrupt control register				RW		1	?		0	0	0	0
7B 16	Timer B1 interrupt control register				RW		1	?		0	0	0	0
7C16	Timer B2 interrupt control register				RW		1	?		0	0	0	0
7D16	INTo interrupt control register				RW	?		0	0	0	0	0	0
7E16	INT1 interrupt control register				RW	?		0	0	0	0	0	0
7F16	INT2 interrupt control register				RW	?		0	0	0	0	0	0

6716) to "1." (Refer to "CHAPTER 17. DEBUG FUNCTION.")



RESET

3.3 State of internal area

b7	b0		<u>_</u> <u>t</u>	
?		(Note 14)		8016
?		(Note 14)		81 16
?		(Note 14)		8216
?		(Note 14)		8316
?		(Note 14)		8416
?		(Note 14)		8516
?		(Note 14)		8616
?		(Note 14)		8716
?				8816
?				8916
?		(Note 14)		8A16
?				8B16
?		(Note 14)		8C16
?				8D16
?		(Note 14)		8E16
?				8F16
?		(Note 14)		9016
?				91 16
?		(Note 14)		9216
?				9316
?				9416
?		RO	External interrupt input read-out register	9516
? 0	RW RW		D-A control register	9616
?				9716
0016		RW	D-A register 0	9816
0016		RW	D-A register 1	9916
?				9A16
?				9B16
?		(Note 14)	_	9C16
?		(Note 14)		9D16
0 0 0 0 0 0 0	RW RO	RW RW	Flash memory control register (Note 15)	
?				9F16

Fig. 3.3.6 State of SFR and internal RAM areas immediately after reset (5)

RESET

3.3 State of internal area

Pulse output control register Pulse output data register 0 Pulse output data register 1 Waveform output mode register Dead-time timer	RW RW RW RW	0016 ? 0016 ? 0016 ?
Pulse output data register 1 Waveform output mode register	RW RW	0016 ? 0016 ?
Pulse output data register 1 Waveform output mode register	RW RW	? 0016 ?
Waveform output mode register	RW	0016
Waveform output mode register	RW	?
		•
		0010
	WO	0016
hree-phase output data register 0	RW	0016
Three-phase output data register 1	RW	0016
		? 0 0 0 0
		?
Serial I/O pin control register		-
		?
ort P2 pin function control register	RW RWRW	
		?
RT2 transmit/receive mode register	RW	0016
•		?
3 ()		?
OAR 12 transmit buller register		?
T2 transmit/receive control register 0		0 0 0 0 1 0 0 0
		0 0 0 0 0 0 1 0
, in the second s		?
UAR 12 receive buffer register		0 0 0 0 0 0 0 ?
Ň	`	?
	· · · · ·	?
	(Note 16)	?
	(Note 16)	?
Clock control register 0		
	(Note 16)	?
	(Nete 4C)	-
	(Note 16)	?
	on-data-retain function control register Serial I/O pin control register ort P2 pin function control register JART2 transmit/receive mode register JART2 baud rate register (BRG2) UART2 transmit buffer register T2 transmit/receive control register 0 T2 transmit/receive control register 1 UART2 receive buffer register	on-data-retain function control register RW RO RO RO Serial I/O pin control register RW RW RW RW RW RW ort P2 pin function control register RW RW RW RW RW RT2 transmit/receive mode register RW JART2 baud rate register (BRG2) WO UART2 transmit buffer register WO T2 transmit/receive control register 0 RW RO RW T2 transmit/receive control register 1 WO UART2 receive buffer register RO UART2 receive buffer register RO Clock control register 0 RW RW RW RW RW Clock control register 0 RW RW RW RW (Note 17) RW RW KNote 16) RW RW RW RW RW RW

3-12

3.3 State of internal area

	Register name	b7		b0	State imm b7			b
C016						?		
C116						?		
C216		WO RW WO RW (Note 18) ? WO ? RW 0016 RW 0016 RW 0016						
C316						?		
C416	Up-down register 1	WO	RW		0 0 0	0 0	0 0	0
C516						?		
C616	T	(Note 18)			?		
C716	Timer A5 register	(Note 18)			?		
C816		(Note 18)			?		
C916	Timer A6 register	(Note 18)			?		
CA16						?		
CB16	Timer A7 register	(Note 18)			?		
CC16	-	(Note 18)			?		
CD16	Timer A8 register	. (Note 18)			?		
CE16		(Note 18) (Note 18)			?			
CF16	Timer A9 register	(Note 18)			?		
D016	Timer A01 register	`				?		
D116			WO			?		
D216	Timer A11 register					?		
D316	Timer ATT register		WO			?		
D416	Timer A21 register		WO			?		
D516			WO			?		
D616	Timer A5 mode register		RW			0016		
D716	Timer A6 mode register		RW			0016		
D816	Timer A7 mode register		RW			0016		
D916	Timer A8 mode register					0016		
DA16	Timer A9 mode register					0016		
DB16	A-D control register 2		RW		0/0/0	0 0	0 0	0
DC ₁₆ Co	omparator function select register 0		RW		0 0 0	0 0	0 0	0
DD ₁₆ Co	omparator function select register 1		RW		000	0 0	0 0	0
DE16	Comparator result register 0		RW		0 0 0	0 0	0 0	0
DF16	Comparator result register 1		RW		alala	0 0	0 0	0

Note 18: The access characteristics at addresses C616 to CF16 vary according to the timer A's operating mode. (Refer to "CHAPTER 7. TIMER A.")

Fig. 3.3.8 State of SFR and internal RAM areas immediately after reset (7)

RESET

3.3 State of internal area

	b7		b() b7					b
E016	A-D register 8	(Note	-			?			
E 1 16		(Note		0 0	0	0 0	0	?	
E216	A-D register 9	(Note	e 19)			?			
E316		(Note	9 19)	0 0	0	0 0	0	?	
E416	A-D register 10	(Note	9 19)			?			
E516		(Note	e 19)	0 0	0	0 0	0	?	
E6 16	A-D register 11	(Note	e 19)			?			
E716	A-D register 11	(Note	e 19)	0 0	0	0 0	0	?	
E816		(Note	20)			?			
E916		(Note	20)			?			
EA16		(Note	20)			?			
EB16		(Note	20)			?			
EC16		(Note				?			
ED16		(Note				?			
EE16		(Note				?			_
EF16		(Note				?			
F016			,			?			_
	JART2 transmit interrupt control register		RW		?	. 0	0	0	0
	UART2 receive interrupt control register		RW		?	0	0	0	0
F316						?			Ĩ
F416						?			
F516	Timer A5 interrupt control register		RW		?	0	0	0	0
F616	Timer A6 interrupt control register		RW		: ?	0	0	0	0
F716	Timer A7 interrupt control register		RW	-	 ?	0	0	0	0
F816	Timer A8 interrupt control register		RW	_	?	0	0	0	0
F916	Timer A9 interrupt control register		RW		 ?	0	0	0	0
FA16		(Note			<u>.</u>	?			_
FB16		(Note		-		?			
FC16		(Note		-		?			
FD16	INT5 interrupt control register	(1010	RW	?	0	0 0	0	0	0
FE16	INT6 interrupt control register		RW	?			0	0	
FF16	INT7 interrupt control register		RW	?			0	0	0
1110							0		
	 19: The access characteristics at addresses select register 1 (address DD16). (Refer 20: Do not write to this register. rnal RAM area 		, 0		he comp	parator	funct	ion	
•At h	ardware reset		Retains the s	tate immedia	telv hefr	ore rese	et (Nr	ote 21).
	oftware reset								
	ermination of the stop or wait mode	`							
(wr	en hardware reset is used for the terminatio	n.)		ie state imme uction is exec		efore t	he S	IP or	
•At p	ower-on reset						. Und	efined	J.
Note	 s 21 : When a reset operation starts while w reset before the completion of writing will become undefined. 								

3.4 Internal processing sequence after reset

Figure 3.4.1 shows the internal processing sequence after reset.




Fig. 3.4.1 Internal processing sequence after reset

3.4 Internal processing sequence after reset

MEMORANDUM

CHAPTER 4 CLOCK GENERATING CIRCUIT

4.1 Oscillation circuit examples4.2 Clocks[Precautions for clcok generating circuit]

4.1 Oscillation circuit examples

4.1 Oscillation circuit examples

To the oscillation circuit, a ceramic resonator or a quartz-crystal oscillator can be connected, or the clock which is externally generated can be input. Oscillation circuit examples are shown below.

4.1.1 Connection example with resonator/oscillator

Figure 4.1.1 shows an example where pins X_{IN} and X_{OUT} connect across a ceramic resonator/quartz-crystal oscillator.

The circuit constants such as Rf, Rd, CIN, and COUT (shown in "Figure 4.1.1") depend on the resonator/ oscillator. These values shall be set to the values recommended by the resonator/oscillator manufacturer.




Fig. 4.1.1 Connection example of resonator/oscillator

4.1.2 Externally generated clock input example

Figure 4.1.2 shows an input example of a clock which is externally generated. An external clock must be input from pin X_{IN} , and pin X_{OUT} must be left open.

When an externally generated clock is input, the power source current consumption can be saved by the stop of internal circuit's operation between pins X_{IN} and X_{OUT} . (Refer to "CHAPTER 16. POWER SAVING FUNCTION.")




Fig. 4.1.2 Externally generated clock input example

4.1 Oscillation circuit examples

4.1.3 Connection example of filter circuit

In the usage of the PLL frequency multiplier, be sure to connect a filter circuit with pin V_{CONT} . Figure 4.1.3 shows a connection example of the filter circuit.





Fig. 4.1.3 Connection example of filter circuit

4.2 Clocks

4.2 Clocks

Figure 4.2.1 shows the clock generating circuit block diagram.



4.2 Clocks

4.2.1 Clocks generated in clock generating circuit

(1) fXIN

It is the input clock from pin X_{IN} .

(2) fpll

It is the output clock from the PLL frequency multiplier.

(3) f_{sys}

It is the system clock which becomes the clock source of CPU, BIU, and internal peripheral devices. Whether $fX_{IN} = f_{sys}$ or $f_{PLL} = f_{sys}$ can be selected by software.

(4) фсри

It is the operating clock of CPU.

(5) фві

It is the operating clock of BIU.

- (6) Clock ϕ_1 It has the same period as f_{sys} .
- (7) f₁, f₂, f₁₆, f₆₄, f₅₁₂, f₄₀₉₆
 Each of them is the internal peripheral device's operating clock.
- (8) Wf_{32} , Wf_{512} These are the operating clocks of the watchdog timer, and their clock source is f_2 .
- (9) fX₁₆, fX₃₂, fX₆₄, fX₁₂₈ Each of them is the divide clock of fX_{IN} and becomes the watchdog timer's clock source at STP termination.

4.2 Clocks

4.2.2 Clock control register 0

Figure 4.2.2 shows the structure of the clock control register 0, and Figure 4.2.3 shows the setting procedure for the clock control register 0 when using the PLL frequency multiplier.

Bit	Bit name	Function	At reset	R/W
0	Fix this bit to "1."		1	RW
1	PLL circuit operation enable bit (Note 1)	 0 : PLL frequency multiplier is inactive, and pin VCONT is invalid. (Floating) 1 : PLL frequency multiplier is active, and pin VCONT is valid. 	1	RW
2	PLL multiplication ratio select bits (Note 2)	^{b3 b2} 0 0 : Do not select. 0 1 : X 2	1	RW
3	(10:X3 11:X4	0	RW
4	Fix this bit to "1."		1	RW
5	System clock select bit (Note 3)	0 : fXin 1 : fpll	0	RW
6	Peripheral device's clock select bit 0	See Table 4.2.2.	0	RW
7	Peripheral device's clock select bit 1		0	RW

2: Rewriting of these bits must be performed simultaneously with clearance of the system clock select bit (bit 5) to "0." Then, set bit 5 to "1" 2 ms after the rewriting of these bits. (After reset, these bits are allowed to be changed only once.)

3: Clearance of the PLL circuit operation enable bit (bit 1) to "0" clears the system clock select bit to "0." Also, while the PLL circuit operation enable bit = "0," nothing can be written to the system clock select bit. (Fixed to be "0.") Before setting of set the system clock select bit to "1" after reset, it is necessary to insert an interval of 2 ms after the stabilization of f(XIN).

Fig. 4.2.2 Structure of clock control register

(1) PLL circuit operation enable bit (bit 1)

Setting this bit to "1" enables the PLL frequency multiplier to be active and pin VCONT to be valid. This bit = "1" while pin RESET = "L" level and after reset, so that, in this case, the PLL frequency multiplier is active. Clear this bit to "0" if the PLL frequency multiplier need not to be active. Note that, in the stop and flash memory parallel I/O modes, the PLL frequency multiplier is in active and pin VCONT is invalid regardless of the contents of this bit. (Refer to sections "15.3 Stop mode" and "19.4 Flash memory parallel I/O mode.")

(2) PLL multiplication ratio select bits (bits 2, 3)

These bits select the multiplication ratio of the PLL frequency multiplier. (See Table 4.2.1.) To rewrite these bits, clear the system clock select bit (bit 5) to "0" simultaneously. Then, set the system clock select bit to "1" 2 ms after the rewriting of this bit. (See Figure 4.2.3.)

(3) System clock select bit (bit 5)

This bit selects a clock source of f_{sys} . When this bit = "0," fX_{IN} is selected as f_{sys} ; and when this bit = "1," f_{PLL} as the one. (See Table 4.2.1.)

Clearing the PLL circuit operation enable bit (bit 1) to "0" clears the system clock select bit to "0." Also, while the PLL circuit operation enable bit = "0," nothing can be written to the system clock select bit. (Fixed to be "0.")

In order to set the system clock select bit to "1" after reset, it is necessary to wait 2 ms after the stabilization of $f(X_{IN})$.

To rewrite the PLL multiplication ratio select bits (bits 2 and 3), clear the system clock select bit to "0" simultaneously. Then, set this bit to "1" 2 ms after the rewriting of the PLL multiplication ratio select bits. (See Figure 4.2.3.)

System clock select bit	PLL circuit operation	PLL multiplication ratio select bits	f٤	sys
(bit 5)	enable bit (bit 1)	(bits 3, 2) (Note 1)	Clock source	Frequency (Note 2)
0	-	-	fXın	f(XIN)
1	1	01 (double)	fpll	f(XIN) X 2
		10 (triple)	fpll	f(XIN) X 3
		11 (quadruple)	fpll	f(XIN) X 4

Table 4.2.1 fsys selection

Notes 1: The PLL multiplication ratio select bits must be set so that f_{sys} is in the range from 10 MHz to 20 MHz. After reset, these bits are allowed to be changed only once.

2: Be sure that fsys does not exceed 20 MHz.

(4) Peripheral device's clock select bits 1, 0 (bits 7, 6)

These bits select the internal peripheral device's operation clock frequency listed in Table 4.2.2.

Internal peripheral	Peripheral device's clock select bits 1, 0							
device's operation clock	00	01 (Note)	10	11				
f1	f _{sys}	f _{sys}	f _{sys} /2					
f ₂	fsys/2	f _{sys}	f _{sys} /4					
f 16	fsys/16	f _{sys} /8	f _{sys} /32	Do not select.				
f 64	fsys/64	f _{sys} /32	f _{sys} /128	DU HUL SEIECL.				
f 512	fsys/512	f _{sys} /256	f _{sys} /1024]				
f 4096	f _{sys} /4096	f _{sys} /2048	f _{sys} /8192					

Note: To set the peripheral device's clock select bits 1, 0 to "012," be sure that a frequency of fsys must be 10 MHz or less.

4.2 Clocks




Fig. 4.2.3 Setting procedure for clock control register 0 when using PLL frequency multiplier

4.2 Clocks

4.2.3 Particular function select register 0

Figure 4.2.4 shows the structure of the particular function select register 0, and Figure 4.2.5 shows the writing procedure for the particular function select register 0.

	Bit name Function				At res	et	et R/W	
0	STP instruction invalidity select bit	0 : STP instruction is valid.1 : STP instruction is invalid.			0		RW (Note)	
1	External clcok input select bit	 0: Oscillation circuit is active. (Oscillator is connected.) Watchdog timer is used at stop mode termination. 1: Oscillation circuit is inactive. (External clock is input.) When the system clock select bit (bit 5 at address BC₁₆) = "0," watchdog timer is not used at stop mode termination. When the system clock select bit = "1," watchdog timer is used at stop mode termination. 		on.	0		RW (Note)	
7 to 2	Fix this bit to "0."				0		R١	Ν
Note: Wr • W • S Als			ction.	nored		en t		

Fig. 4.2.4 Structure of particular function select register 0

4.2 Clocks

(1) External clock input select bit (bit 1)

When this bit is "0," the oscillation driver circuit between pins X_{IN} and X_{OUT} operates. At the stop mode termination owing to an interrupt request occurrence, the watching timer is used.

Setting this bit to "1" stops the oscillation driver circuit between pins XIN and XOUT and keeps the output level at pin Xout being "H." (Refer to section "16.3 Stop of oscillation circuit.") At the stop mode termination owing to an interrupt request occurrence, the watchdog timer is not used if the system clock select bit (bit 5 at address BC_{16}) = "0," where as the watchdog timer is used if the system clock select bit = "1."

To rewrite this bit, write "0" or "1" just after writing of "5516" to address 6216. (See Figure 4.2.5.)

Note that if an interrupt occurs between writing of "5516" and next writing of "0" or "1," latter writing may be ignored. When there is a possibility that an interrupt occurs at the above timing, be sure to read this bit's contents after writing of "0" or "1," and verify whether "0" or "1" has correctly been written or not.

In addition, even when the watchdog timer is disabled by the particular function select register 2 (address 64_{16}), the watchdog timer can be active only at the stop mode termination if this bit = "0." (Refer to section "15.3 Stop mode.")




Fig. 4.2.5 Writing procedure for particular function select register 0

[Precautions for clock generating circuit]

[Precautions for clock generating circuit]

- 1. While pin RESET = "L" level and after reset, the PLL frequency multiplier is inactive. Clear the PLL circuit operation enable bit (bit 1 at address BC₁₆) to "0" if the PLL frequency multiplier needs not to be active.
- 2. To select f_{PLL} as f_{sys} after reset, set the system clock select bit (bit 5 at address BC₁₆) to "1" 2 ms after f(X_{IN}) has been stabilized. (See Figure 4.2.3.)
- 3. To change the multiplication ratio for the PLL frequency multiplier, clear the system clock select bit (bit 5 at address BC₁₆) to "0" simultaneously. Then, set the system clock select bit to "1" 2 ms after the rewriting of the PLL multiplication ratio select bits (bits 2, 3 at address BC₁₆). (See Figure 4.2.3.) After reset, the PLL multiplication ratio select bits are allowed to be changed only once. If it is necessary to write a certain value to these bits, be sure to write the same value that has been written after the latest reset.

CLOCK GENERATING CIRCUIT

[Precautions for clock generating circuit]

MEMORANDUM

CHAPTER 5 INPUT/OUTPUT PINS

- 5.1 Overview
- 5.2 Programmable I/O ports
- 5.3 Examples of handling unused pins

5.1 Overview, 5.2 Programmable I/O ports

5.1 Overview

Input/output pins (hereafter called I/O pins) have functions as programmable I/O port pins, internal peripheral devices's I/O pins, etc.

For the basic functions of each I/O pin, refer to section "1.3 Pin description." For the I/O functions of the internal peripheral devices, refer to relevant sections of each internal peripheral device.

This chapter describes the programmable I/O ports and examples of handling unused pins.

5.2 Programmable I/O ports

The programmable I/O ports have direction registers and port registers in the SFR area. Figure 5.2.1 shows the memory map of direction registers and port registers.

Addresse	S
31	Port P1 register
410	6 (Note)
510	Port P1 direction register
61	Port P2 register
71	6 (Note)
81	Port P2 direction register
910	6 (Note)
At	Port P4 register
B10	Port P5 register
C10	Port P4 direction register
D10	Port P5 direction register
E10	Port P6 register
F10	Port P7 register
101	Port P6 direction register
1110	Port P7 direction register
1210	Port P8 register
131	(Note)
1410	Port P8 direction register

Fig. 5.2.1 Memory map of direction registers and port registers

5.2 Programmable I/O ports

5.2.1 Direction register

This register determines the I/O direction of programmable I/O ports. One bit of this register corresponds to one pin of the microcomputer, and this is the one-to-one relationship.

Figure 5.2.2 shows the structure of port Pi (i = 1, 2, 4 to 8) direction register.

Bit	Bit name	Function	At reset	R/V
0	Port Pio direction bit	0 : Input mode	0	RV
1	Port Pi1 direction bit	(The port functions as an input port.)	0	RV
2	Port Pi2 direction bit	1 : Output mode (The part functions as an output part)	0	RW
3	Port Pi ₃ direction bit	 (The port functions as an output port.) 	0	RV
4	Port Pi4 direction bit		0	RV
5	Port Pi₅ direction bit	_	0	RW
6	Port Pi6 direction bit		0	RW
7	Port Pi7 direction bit		0	RW

Fig. 5.2.2 Structure of port Pi (i = 1, 2, 4 to 8) direction register

5.2 Programmable I/O ports

5.2.2 Port register

Data is input from or output to the external by writing/reading data to/from a port register. A port register consists of a port latch which holds the output data and a circuit which reads the pin state. One bit of the port register corresponds to one pin of the microcomputer. (This is the one-to-one relationship.) Figure 5.2.3 shows the structure of the port Pi (i = 1, 2, 4 to 8) register.

• When outputting data from programmable I/O port which has been set to output mode

① By writing data to the corresponding bit of the port register, the data is written into the port latch.
② The data is output from the pin according to the contents of the port latch.

By reading the port register of a port which has been set to the output mode, the contents of the port latch is read out, instead of the pin state. Accordingly, the output data can be correctly read out without being affected by an external load, etc. (See "Figures 5.2.4 and 5.2.5.")

• When inputting data from programmable I/O port which has been set to input mode

- ① A pin which has been set to the input mode enters the floating state.
- ② By reading the corresponding bit of the port register, the data which has been input from the pin can be read out.

By writing data to a port register of a programmable I/O port which has been set to the input mode, the data is written only into the port latch and is not output to the external **(Note)**. This pin remains floating state.

Note: When executing a read-modify-write instruction to a port register of a programmable I/O port which has been set to the input mode, the instruction will be executed to the data which has been input from the pin and the result will be written into the port register.


Addres	sses 316, 616, A16, B16, E16, F16,	1216)		
Bit	Bit name	Funtion	At reset	R/W
0	Port pin Pi₀	Data is input from or output to a pin by reading from	Undefined	RW
1	Port pin Pi1	or writing to the corresponding bit.	Undefined	RW
2	Port pin Pi ₂	0: "L" level	Undefined	RW
3	Port pin Pi₃	1 : "H" level	Undefined	RW
4	Port pin Pi4		Undefined	RW
5	Port pin Pi₅		Undefined	RW
6	Port pin Pi ₆		Undefined	RW
7	Port pin Piz		Undefined	RW

Fig. 5.2.3 Structure of port Pi (i = 1, 2, 4 to 8) register

5 - 4


5.2 Programmable I/O ports

Figures 5.2.4 to 5.2.6 show the port peripheral circuits.



7905 Group User's Manual Rev.1.0

5.2 Programmable I/O ports



5.2 Programmable I/O ports




Fig. 5.2.6 Port peripheral circuits (3)

5.2.3 Pin P4OUTcut/INTo (Port-P4-output-cutoff signal input pin)

Any of bits 0 through 7 of the port P4 direction register (address C_{16}) are forcibly cleared to "0" by input of a falling edge to pin $\overline{P4OUT_{cut}}/\overline{INT_0}$, regardless of the mode of port pins P4₀ through P4₇; therefore, port pins P4₀ through P4₇ enter the input mode. After that, if it is necessary to output data from port pins P4₀ through P4₇, be sure to do as follows:

- ① Return the input level at pin $\overline{P4OUT_{CUT}}/\overline{INT_0}$ to "H" level.
- ⁽²⁾ Write data to the port P4 register (address A₁₆)'s bits, corresponding to the port P4 pins which will output data.
- ③ Set the port P4 direction register's bits, corresponding to the port P4 pins in ②, to "1" in order to set these port pins to the output mode.

When input level at pin $\overline{P4OUT_{CUT}}/\overline{INT_0}$ is "L", no bit of the port P4 direction register can be set to "1." When using port pins P4₀ through P4₇ as output port pins at all the time, connect pin $\overline{P4OUT_{CUT}}/\overline{INT_0}$ to Vcc via a resistor. Pin $\overline{P4OUT_{CUT}}/\overline{INT_0}$ cannot serve as pin $\overline{INT_0}$.

Also, when using pin $\overline{P4OUT_{cut}/INT_0}$ as an input pin of an external interrupt (pin $\overline{INT_0}$), use port pins P4₀ through P4₇ in the input mode.

5.2.4 Pin P6OUTcut/INT4 (Port-P6-output-cutoff signal input pin)

Any of bits 0 through 7 of the port P6 direction register (address 10_{16}) are forcibly cleared to "0" by input of a falling edge to pin $\overline{P6OUT_{cut}}/\overline{INT_4}$, regardless of the mode of port pins P6₀ through P6₇; therefore, port pins P6₀ through P6₇ enter the input mode. After that, if it is necessary to output data from port pins P6₀ through P6₇, be sure to do as follows:

① Return the input level at pin $\overline{P6OUT_{CUT}}/\overline{INT_4}$ to "H" level.

- ② Write data to the port P6 register (address E₁₆)'s bits, corresponding to the port P6 pins which will output data.
- ③ Set the port P6 direction register's bits, corresponding to the port P6 pins in ②, to "1" in order to set these port pins to the output mode.

When input level at pin $\overline{P6OUT_{CUT}/INT_4}$ is "L", no bit of the port P6 direction register can be set to "1." When using port pins P6₀ through P6₇ as output port pins at all the time, connect pin $\overline{P6OUT_{CUT}/INT_4}$ to Vcc via a resistor. Pin $\overline{P6OUT_{CUT}/INT_4}$ cannot serve as pin $\overline{INT_4}$.

Also, when using pin $\overline{P6OUT_{CUT}/INT_4}$ as an input pin of an external interrupt (pin $\overline{INT_4}$), use port pins P6₀ through P6₇ in the input mode.

5.3 Examples of handling unused pins

5.3 Examples of handling unused pins

When unusing an I/O pin, some handling is necessary for this pin. Examples of handling unused pins are described below.

The following are just examples. In actual use, the user shall modify them according to the user's application and properly evaluate their performance.

Table 5.3.1 Example of handling unused pins

Pin name	Handling example
P1, P2, P4 to P8	Set these pins to the input mode and connect each
	pin to Vcc or Vss via a resistor; or set these pins to
	the output mode and leave them open (Note 1).
	Connect this pin to Vcc via a resistor.
	Select a falling edge for pins $\overline{INT_0}$ and $\overline{INT_4}$.
Xout (Note 2), VCONT (Note 3)	Leave these pins open.
AVcc	Connect this pin to Vcc.
AVss, Vref	Connect these pins to Vss.

Notes 1: When leaving these pins open after they have been set to the output mode, note the following: these port pins are placed in the input mode from reset until they are switched to the output mode by software. Therefore, voltage levels of these pins are undefined and the power source current may increase while these port pins are placed in the input mode.

Software reliability can be enhanced by setting the contents of the above ports' direction registers periodically. This is because these contents may be changed by noise, a program runaway which occurs owing to noise, etc.

For unused pins, use the shortest possible wiring (within 20 mm from the microcomputer's pins).

- 2: This applies when a clock externally generated is input to pin XIN.
- 3: Be sure that the PLL circuit operation enable bit (bit 1 at address BC16) = "0."




Fig. 5.3.1 Example of handling unused pins

CHAPTER 6 INTERRUPTS

- 6.1 Overview
- 6.2 Interrupt sources
- 6.3 Interrupt control
- 6.4 Interrupt priority level
- 6.5 Interrupt priority level detection circuit
- 6.6 Interrupt priority level detection time
- 6.7 Sequence from acceptance of interrupt request until execution of interrupt routine
- 6.8 Return from interrupt routine
- 6.9 Multiple interrupts
- 6.10 External interrupts
- [Precautions for interrupts]

6.1 Overview

6.1 Overview

The M37905 provides 32 (including the reset) interrupt sources to generate interrupt requests. Figure 6.1.1 shows the interrupt processing sequence.

When an interrupt request is accepted, a branch is made to the start address of the interrupt routine set in the interrupt vector table (addresses FFB4₁₆ to FFF₁₆). Set the start address of each interrupt routine to the corresponding interrupt vector address in the interrupt vector table.




Fig. 6.1.1 Interrupt processing sequence

When an interrupt request is accepted, the following registers' contents just before acceptance of an interrupt request are automatically pushed onto the stack area in ascending sequence from ① to ③. For other registers of which contents are necessary, be sure to push and pop them by software.

- ① Program bank register (PG)
- ^② Program counter (PC_L, PC_H)
- ③ Processor status register (PSL, PSH)

Figure 6.1.2 shows the state of the stack area just before entering an interrupt routine.

Execute the **RTI** instruction at the end of this interrupt routine in order to return to the routine that the microcomputer was executing just before the interrupt request was accepted. By executing the **RTI** instruction, the register contents pushed onto the stack area are pulled in descending sequence from ③ to ①. Then, the suspended processing is resumed from where it left off.




Fig. 6.1.2 State of stack area just before entering interrupt routine

6.2 Interrupt sources

Tables 6.2.1 and 6.2.2 list the interrupt sources and the interrupt vector addresses. When programming, set the start address of each interrupt routine to the vector addresses listed in these tables.

•	Interrupt vector				
Interrupt source	High-order	Low-order	Remarks	Reference	
	address address				
Reset	FFFF ₁₆	FFFE ₁₆	Non-maskable	3. RESET	
Zero division	FFFD ₁₆	FFFC ₁₆	Non-maskable software interrupt	7900 Series Software Manual	
BRK instruction (Note)	FFFB ₁₆	FFFA ₁₆	Do not use.		
DBC (Note)	FFF9 ₁₆	FFF8 ₁₆			
Watchdog timer	FFF7 ₁₆	FFF6 ₁₆	Non-maskable internal interrupt	14. WATCHDOG TIMER	
Reserved area	FFF5 ₁₆	FFF4 ₁₆	Do not use.		
ĪNT ₀	FFF3 ₁₆	FFF2 ₁₆	Maskable external interrupts	6.10 External interrupts	
INT ₁	FFF116	FFF0 ₁₆			
INT ₂	FFEF ₁₆	FFEE ₁₆			
Timer A0	FFED ₁₆	FFEC ₁₆	Maskable internal interrupts	7. TIMER A	
Timer A1	FFEB ₁₆	FFEA ₁₆			
Timer A2	FFE9 ₁₆	FFE8 ₁₆			
Timer A3	FFE7 ₁₆	FFE6 ₁₆			
Timer A4	FFE5 ₁₆	FFE4 ₁₆			
Timer B0	FFE3 ₁₆	FFE2 ₁₆	Maskable internal interrupts	8. TIMER B	
Timer B1	FFE1 ₁₆	FFE0 ₁₆			
Timer B2	FFDF ₁₆	FFDE ₁₆			
UART0 receive	FFDD ₁₆	FFDC ₁₆	Maskable internal interrupts	11. SERIAL I/O	
UART0 transmit	FFDB ₁₆	FFDA ₁₆			
UART1 receive	FFD916	FFD8 ₁₆			
UART1 transmit	FFD7 ₁₆	FFD6 ₁₆			
A-D conversion	FFD516	FFD4 ₁₆	Maskable internal interrupt	12. A-D CONVERTER	
ĪNT ₃	FFD316	FFD2 ₁₆	Maskable external interrupts	6.10 External interrupts	
INT ₄	FFD1 ₁₆	FFD0 ₁₆			
Reserved area	FFCF ₁₆	FFCE ₁₆	Do not use.		
Reserved area	FFCD ₁₆	FFCC ₁₆			
Address matching detection	FFCB ₁₆	FFCA ₁₆	Non-maskable software interrupt	17. DEBUG FUNCTION	
Reserved area	FFC9 ₁₆	FFC8 ₁₆	Do not use.		
INT ₅	FFC7 ₁₆	FFC616	Maskable external interrupts	6.10 External interrupts	
INT ₆	FFC516	FFC4 ₁₆			
INT ₇	FFC3 ₁₆	FFC2 ₁₆			

Note: The **BRK** instruction and the $\overline{\text{DBC}}$ interrupt are used exclusively for a debugger.

- Maskable interrupt: An interrupt of which request's acceptance can be disabled by software.
- Non-maskable interrupt (including zero division, watchdog timer, and address matching detection interrupts): An interrupt which is certain to be accepted when its request occurs. These interrupts do not have their interrupt control registers and are not affected by the interrupt disable flag (I).

6.2 Interrupt sources

Table 6.2.2 Interrupt sources and interrupt vector addresses (2)							
	Interrupt vector addresses						
Interrupt source	High-order	Low-order	Remarks	Reference			
	address	address					
Timer A5	FFC1 ₁₆	FFC0 ₁₆	Maskable internal interrupts	7. TIMER A			
Timer A6	FFBF ₁₆	FFBE ₁₆					
Timer A7	FFBD ₁₆	FFBC ₁₆					
Timer A8	FFBB ₁₆	FFBA ₁₆					
Timer A9	FFB9 ₁₆	FFB8 ₁₆					
UART2 transmit	FFB716	FFB6 ₁₆	Maskable internal interrupts	11. SERIAL I/O			
UART2 receive	FFB5 ₁₆	FFB4 ₁₆					

Table 6 2 2 Inte ور ا (0) - 4 -

• Maskable interrupt: An interrupt of which request's acceptance can be disabled by software.

6.3 Interrupt control

The maskable interrupts are controlled by the following :

Interrupt request bit

Interrupt priority level select bits

•Processor interrupt priority level (IPL)

Interrupt disable flag (I)

Assigned to an interrupt control register of each interrupt.

Assigned to the processor status register (PS).

Figure 6.3.1 shows the memory assignment of the interrupt control registers, and Figures 6.3.2 shows their structures.

Address		
6E16	INT3 interrupt control register	
6F16	INT4 interrupt control register	
7016	A-D conversion interrupt control register	
7116	UART0 transmit interrupt control register	
7216	UART0 receive interrupt control register	
7316	UART1 transmit interrupt control register	
7416	UART1 receive interrupt control register	
7516	Timer A0 interrupt control register	
7616	Timer A1 interrupt control register	
7716	Timer A2 interrupt control register	
7816	Timer A3 interrupt control register	
7916	Timer A4 interrupt control register	
7A16	Timer B0 interrupt control register	
7B16	Timer B1 interrupt control register	
7C16	Timer B2 interrupt control register	
7D16	INT ₀ interrupt control register	
7E16	INT1 interrupt control register	
7F16	INT2 interrupt control register	
,	, ,	9
F116	UART2 transmit interrupt control register	
F216	UART2 receive interrupt control register	
F516	Timer A5 interrupt control register	
F616	Timer A6 interrupt control register	
F716	Timer A7 interrupt control register	
F816	Timer A8 interrupt control register	
F916	Timer A9 interrupt control register	
FD16	INT5 interrupt control register	
FE16	INT ₆ interrupt control register	
FF16	INT7 interrupt control register	

Fig. 6.3.1 Memory assignment of interrupt control registers

6.3 Interrupt control

INT₀, INT₁, INT₂ interrupt control registers (Addresses 7D₁₆, 7E₁₆, 7F₁₆) INT₃, INT₄ interrupt control registers (Addresses 6E₁₆, 6F₁₆)

INT₅, INT₆, INT₇ interrupt control registers (Addresses FD₁₆, FE₁₆, FF₁₆)

Bit	Bit name	Function	At reset	R/W
0	Interrupt priority level select bits	^{b2 b1b0} 0 0 0 : Level 0 (Interrupt disabled) 0 0 1 : Level 1	0	RW
1	-	0 1 0 : Level 2 0 1 1 : Level 3 1 0 0 : Level 4	0	RW
2	-	1 0 1 : Level 5 1 1 0 : Level 6 1 1 1 : Level 7	0	RW
3	Interrupt request bit (Note 1)	0 : No interrupt requested 1 : Interrupt requested	0	RW (Note 2)
4	Polarity select bit	 0 : The interrupt request bit is set to "1" at "H" level when level sense is selected; this bit is set to "1" at falling edge when edge sense is selected. 1 : The interrupt request bit is set to "1" at "L" level when level sense is selected; this bit is set to "1" at rising edge when edge sense is selected. 		RW
5	Level sense/Edge sense select bit	0 : Edge sense 1 : Level sense	0	RW
7, 6	Nothing is assigned.		Undefined	—

Notes 1: The interrupt request bits of $\overline{INT_0}$ to $\overline{INT_7}$ interrupts are invalid when the level sense is selected. 2: When writing to this bit, use the MOVM (MOVMB) or STA (STAB, STAD) instruction.

A-D conversion, UART0 and 1 transmit, UART0 and 1 receive, timers A0 to A4, timers B0 to B2 interrupt control registers (Addresses 70₁₆ to 7C₁₆)

UART2 transmit, UART2 receive interrupt control registers (Addresses F116, F216)

Timers A5 to A9 interrupt control registers (Addresses F5₁₆ to F9₁₆)

b7	b6	b5	b4	b3	b2	b1	b0
							1

b7 <u>b6 b5 b4 b3 b2 b1 b0</u>

Bit	Bit name	Function	At reset	R/W
0	Interrupt priority level select bits	^{b2 b1 b0} 0 0 0 : Level 0 (Interrupt disabled) 0 0 1 : Level 1	0	RW
1		0 1 0 : Level 2 0 1 1 : Level 3 1 0 0 : Level 4	0	RW
2		1 0 1 : Level 5 1 1 0 : Level 6 1 1 1 : Level 7	0	RW
3	Interrupt request bit	0 : No interrupt requested 1 : Interrupt requested	0 (Note 1)	RW (Note 2)
7 to 4	Nothing is assigned.		Undefined	_

2: When writing to this bit, use the MOVM (MOVMB) or STA (STAB, STAD) instruction.

Fig. 6.3.2 Structure of interrupt control register

6-6

6.3.1 Interrupt disable flag (I)

All maskable interrupts can be disabled by this flag. When this flag is set to "1," all maskable interrupts are disabled; when this flag is cleared to "0," those interrupts are enabled. Because this flag is set to "1" at reset, clear this flag to "0" when enabling interrupts.

6.3.2 Interrupt request bit

When an interrupt request occurs, this bit is set to "1." This bit remains set to "1" until the interrupt request is accepted; it is cleared to "0" when the interrupt request is accepted.

This bit can also be set to "0" or "1" by software.

The $\overline{INT_i}$ interrupt request bit (i = 0 to 7) is ignored when the corresponding $\overline{INT_i}$ interrupt is used with the level sense.

6.3.3 Interrupt priority level select bits and Processor interrupt priority level (IPL)

The interrupt priority level select bits are used to determine the priority level of each interrupt. When an interrupt request occurs, its interrupt priority level is compared with the processor interrupt priority level (IPL). The requested interrupt is enabled only when the comparison result meets the following condition. Accordingly, <u>any interrupt can be disabled by setting its interrupt priority level to 0.</u>

Each interrupt priority level > Processor interrupt priority level (IPL)

Table 6.3.1 lists the setting of interrupt priority levels, and Table 6.3.2 lists the enabled interrupt's levels according to the IPL contents.

The interrupt disable flag (I), interrupt request bit, interrupt priority level select bits, and processor interrupt priority level (IPL) are independent of one another; they do not affect one another. Interrupt requests are accepted only when all of the following conditions are satisfied.

- •Interrupt disable flag (I) = "0"
- •Interrupt request bit = "1"
- •Interrupt priority level > Processor interrupt priority level (IPL)

6.3 Interrupt control

Table 6.3.1 Setting of interrupt priority level

Interrupt priority level select bits		select bits	Interrupt priority lovel	Driority
b2	b1	b0	Interrupt priority level	Priority
0	0	0	Level 0 (Interrupt disabled)	—
0	0	1	Level 1	Low
0	1	0	Level 2	
0	1	1	Level 3	
1	0	0	Level 4	
1	0	1	Level 5	
1	1	0	Level 6	∣ V
1	1	1	Level 7	High

Table 6.3.2 Enabled interrupt's levels according to IPL contents

IPL ₂	IPL1	IPL₀	Enabled interrupt's level			
0	0	0	Level 1 and above are enabled.			
0	0	1	Level 2 and above are enabled.			
0	1	0	Level 3 and above are enabled.			
0	1	1	Level 4 and above are enabled.			
1	0	0	Level 5 and above are enabled.			
1	0	1	Levels 6 and 7 are enabled.			
1	1	0	Only level 7 is enabled.			
1	1	1	All maskable interrupts are disabled.			

IPLo: Bit 8 in processor status register (PS)

IPL1: Bit 9 in processor status register (PS)

IPL2: Bit 10 in processor status register (PS)

6.4 Interrupt priority level

When the interrupt disable flag (I) = "0" (interrupts enabled) and more than one interrupt request is detected at the same sampling timing, which means a timing to check whether an interrupt request exists or not, they are accepted in descending sequence from the highest priority level.

A maskable interrupt can be set to the desired priority level by using the interrupt priority level select bits. The priority levels of reset and a watchdog timer interrupt are set by hardware. Figure 6.4.1 shows the interrupt priority levels set by hardware.

Note that software interrupts are not affected by the interrupt priority levels. Whenever an instruction is executed, a branch is certainly made to the interrupt routine.




Fig. 6.4.1 Interrupt priority levels set by hardware

6.5 Interrupt priority level detection circuit

6.5 Interrupt priority level detection circuit

The interrupt priority level detection circuit is used to select the interrupt with the highest priority level from multiple interrupt requests sampled at the same timing. Figure 6.5.1 shows the interrupt priority level detection circuit.




Fig. 6.5.1 Interrupt priority level detection circuit

6.5 Interrupt priority level detection circuit

The following explains the operation of the interrupt priority level detection circuit using Figure 6.5.2. The interrupt priority level of a requested interrupt (Y in Figure 6.5.2) is compared with the resultant priority level which is sent from the preceding comparator (X in Figure 6.5.2); the interrupt with the higher priority level will be sent to the next comparator (Z in Figure 6.5.2). (The initial value of the comparison level is "0.") For an interrupt which is not requested, the comparison is not performed, and the priority level which is sent from the preceding comparator is sent to the next comparator as it is. When the two priority levels are found the same, as a resultant of the comparison, the priority level which is sent from the preceding comparator. Accordingly, when the same priority level is set to multiple interrupts by software, their interrupt priority levels are handled as follows:

 $\begin{array}{l} \text{UART2 transmit} > \text{UART2 receive} > \text{Timer A9} > \text{Timer A8} > \text{Timer A7} > \text{Timer A6} > \text{Timer A5} > \overline{\text{INT}_7} > \overline{\text{INT}_6} \\ > \overline{\text{INT}_5} > \overline{\text{INT}_4} > \overline{\text{INT}_3} > \text{A-D conversion} > \text{UART1 transmit} > \text{UART1 receive} > \text{UART0 transmit} > \overline{\text{INT}_2} > \overline{\text{INT}_4} > \overline{\text{INT}_1} > \overline{\text{INT}_6} \end{array}$

Among the multiple interrupt requests sampled at the same timing, one request with the highest priority level is detected by the above comparison.

Then, this highest interrupt priority level is compared with the processor interrupt priority level (IPL). When this interrupt priority level is higher than IPL and the interrupt disable flag (I) is "0," the interrupt request is accepted. An interrupt request which is not accepted here is retained until it is accepted or its interrupt request bit is cleared to "0" by software.

The interrupt priority level is detected when the CPU fetches an op code, which is called the CPU's op-code fetch cycle. However, when an op-code fetch cycle starts during detection of an interrupt priority, a new interrupt priority detection does not start. (See Figure 6.6.2.) Since the state of the interrupt request bit and interrupt priority levels are latched during the interrupt priority detection, even if they change, the interrupt priority detection is performed for the state just before the change occurs.

The interrupt priority level is detected when the CPU fetches an op code. Therefore, in the following case, no interrupt request is accepted until the CPU fetches the op code of the next instruction after the following operation is completed:

•Execution of an instruction which requires many cycles, such as the MVN and MVP instructions




Fig. 6.5.2 Interrupt priority level detection model

6.6 Interrupt priority level detection time

6.6 Interrupt priority level detection time

When the interrupt priority level detection time has passed after sampling starts, an interrupt request is accepted. The interrupt priority level detection time can be selected by software. (See Figure 6.6.1.) Usually, select "2 cycles of f_{sys} " as the interrupt priority level detection time.

Figure 6.6.2 shows the interrupt priority level detection time.

roces	sor mode register 0 (Address 5E	0	X X	00
Bit	Bit name	Function	At reset	R/W
0	Processor mode bits	0 0 : Single-chip mode 0 1 : Do not select.	0	RW
1		1 0 : Do not select. 1 1 : Do not select.	0	RW
2	Any of these bits may be either "	0" or "1."	0	RW
3			1	RW
4	Interrupt priority detection time select bits	b5 b4 0 0 : 7 cycles of f _{sys} 0 1 : 4 cycles of f _{sys}	0	RW
5		1 0 : 2 cycles of f _{sys} 1 1 : Do not select.	0	RW
6	Software reset bit	The microcomputer is reset by writing "1" to this bit. The value is "0" at reading.	0	WO
7	Fix this bit to "0."		0	RW

Fig. 6.6.1 Structure of processor mode register 0

	fsys
Op-code fetch cy	/cle
Sampling pu	ulse (Note)
(a) 7 cycles o	f fsys
Interrupt priority level detection time (b) 4 cycles o	f fsys
(c) 2 cycles o	f fsys
Note: The pulse resides when	"2 cycles of fsys" is selected.

Fig. 6.6.2 Interrupt priority level detection time

6.7 Sequence from acceptance of interrupt request until execution of interrupt routine


The sequence from acceptance of an interrupt request until execution of the interrupt routine is described below.

When an interrupt request is accepted, the interrupt request bit of the accepted interrupt is cleared to "0." And then, the interrupt processing starts from the cycle just after completion of the instruction execution which was executed at acceptance of the interrupt request. Figure 6.7.1 shows the sequence from occurrence of an interrupt request until execution of the interrupt routine. After execution of an instruction at acceptance of the interrupt routine, After execution of an instruction at acceptance of the interrupt request is completed, an INTACK (Interrupt Acknowledge) sequence is executed, and a branch is made to the start address of the interrupt routine allocated in addresses 0₁₆ to FFF₁₆.

In the INTACK sequence, the following are automatically performed in ascending sequence from ① to ⑥.

- ① The contents of the program bank register (PG) just before performing the INTACK sequence are pushed onto stack.
- ② The contents of the program counter (PC) just before performing the INTACK sequence are pushed onto stack.
- ③ The contents of the processor status register (PS) just before performing the INTACK sequence is pushed onto stack.
- ④ The interrupt disable flag (I) is set to "1."
- ⑤ The interrupt priority level of the accepted interrupt is set into the processor interrupt priority level (IPL).
- (6) The contents of the program bank register (PG) are cleared to "00₁₆," and the contents of the interrupt vector address are set into the program counter (PC).

Performing the INTACK sequence requires at least 15 cycles of f_{sys} . Figure 6.7.2 shows the INTACK sequence timing. After the INTACK sequence is completed, the instruction execution starts from the start address of the interrupt routine.



6.7 Sequence from acceptance of interrupt request until execution of interrupt routine




Fig. 6.7.2 INTACK sequence timing (at minimum)

6.7.1 Change in IPL at acceptance of interrupt request

When an interrupt request is accepted, the processor interrupt priority level (IPL) is replaced with the interrupt priority level of the accepted interrupt. This results in easy control of the processing for multiple interrupts. (Refer to section **"6.9 Multiple interrupts."**)

At acceptance of a watchdog timer interrupt request, a zero division request, or address matching detection interrupt request or at reset, a value in Table 6.7.1 is set into the IPL.

Table 6.7.1	Change ir	n IPL at	acceptance	of interrupt	request
-------------	-----------	----------	------------	--------------	---------

Interrupts	Change in IPL
Reset	Level 0 ("0002") is set.
Watchdog timer	Level 7 ("1112") is set.
Zero division	Not changed.
Address matching detection	Not changed.
Other interrupts	Accepted interrupt's priority level is set.

6.7 Sequence from acceptance of interrupt request until execution of interrupt routine


6.7.2 Push operation for registers

The push operation for registers performed in the INTACK sequence depends on whether the contents of the stack pointer (S) at acceptance of an interrupt request are even or odd.

When the contents of the stack pointer (S) are even, the contents of the program counter (PC) and the processor status register (PS) are simultaneously pushed in a unit of 16 bits. When the contents of the stack pointer (S) are odd, each of PC and PS is pushed in a unit of 8 bits. Figure 6.7.3 shows the push operation for registers.

In the INTACK sequence, only the contents of the program bank register (PG), program counter (PC), and processor status register (PS) are pushed onto the stack area. Other necessary registers must be pushed by software at the start of the interrupt routine.

By using the **PSH** instruction, all CPU registers, except the stack pointer (S), can be pushed with 1 instruction.



7905 Group User's Manual Rev.1.0

6.8 Return from interrupt routine, 6.9 Multiple interrupts

6.8 Return from interrupt routine

When the **RTI** instruction is executed at the end of the interrupt routine, the contents of the program bank register (PG), program counter (PC), and processor status register (PS) which were pushed onto the stack area just before the INTACK sequence are automatically pulled. After this, the control returns to the original routine. And then, the suspended processing, which was in progress before acceptance of the interrupt request, is resumed.

Before the **RTI** instruction is executed, registers which were pushed by software in the interrupt routine must be pulled in the same data length and register length as those in pushing, using the **PUL** instruction, etc.

6.9 Multiple interrupts

Just after a branch is made to an interrupt routine, the following occur:

•Interrupt disable flag (I) = "1" (Interrupts are disabled.)

- •Interrupt request bit of accepted interrupt = "0"
- •Processor interrupt priority level (IPL) = Interrupt priority level of accepted interrupt

Accordingly, as long as the IPL remains unchanged, an interrupt request, whose priority level is higher than that of the interrupt which is in progress, can be accepted by clearing the interrupt disable flag (I) to "0" in an interrupt routine. In this way, multiple interrupts are processed.

Figure 6.9.1 shows the processing for multiple interrupts.

An interrupt request which has not been accepted because its priority level is lower is retained. When the **RTI** instruction is executed, the interrupt priority level of the routine which was in progress just before acceptance of an interrupt request is pulled into the IPL. Therefore, if the following relationship is satisfied when interrupt priority level detection is performed next, the retained interrupt request will be accepted.

Retained interrupt request's priority level > Processor interrupt priority level (IPL)

Note: When any of the following interrupt requests is generated while an interrupt routine is in progress, this interrupt request is accepted at once: zero division, watchdog timer, and address matching detection.

6.9 Multiple interrupts




Fig. 6.9.1 Processing for multiple interrupts

6.10 External interrupts

6.10 External interrupts

The external interrupts consist of INTi interrupts.

6.10.1 INT: interrupt

An $\overline{INT_i}$ (i = 0 to 7) interrupt request occurs by an input signal to pin $\overline{INT_i}$. Table 6.10.1 lists the occurrence factor of the $\overline{INT_i}$ interrupt request.

When using any of pins P5₁/INT₁, P5₂/INT₂, P5₃/INT₃, P5₅/INT₅, P5₆/INT₆, P5₇/INT₇ as an input pin of the external interrupt, be sure to clear the port P5 direction register's bit. (See Figure 6.10.2.)

When using pin $\overline{P4OUT_{cut}/INT_0}$ as an input pin of an external interrupt (pin $\overline{INT_0}$), be sure to use port pins P4₀ to P4₇ in the input mode. (Refer to section "**5.2.3 Pin** $\overline{P4OUT_{cut}/INT_0}$.")

When using pin $\overline{P6OUT_{cut}/INT_4}$ as an input pin of an external interrupt (pin $\overline{INT_4}$), be sure to use port pins P6₀ to P6₇ in the input mode. (Refer to section "**5.2.4 Pin** $\overline{P6OUT_{cut}/INT_4}$.")

The signal input to pin $\overline{INT_i}$ requires "H" or "L" level width of <u>250 ns or more</u>, independent of $f(X_{IN})$.

By reading out the $\overline{INT_i}$ read bit (See Figure 6.10.1.), the state of pin $\overline{INT_i}$ can be read out.

Note: Selection of the interrupt occurrence factor requires the following conditions:

- when an input signal's falling edge or "L" level is selected, be sure that "L" level width \geq 250 ns.
- when an input signal's rising edge or "H" level is selected, be sure that "H" level width \geq 250 ns.

$\overline{\}$	Level sense/Edge sense select bit	Polarity select bit	Occurrence factor of interrupt request				
	(bit 5 at addresses 7D ₁₆ to 7F ₁₆	(bit 4 at addresses 7D ₁₆ to	(An interrupt request occurs when the				
	6E16, 6F16, FD16 to FF16)	7F16, 6E16, 6F16, FD16 to FF16)	input signal of pin INT; is as follows.)				
$\overline{INT_0}$ to $\overline{INT_7}$	0	0	Falling edge (Edge sense)				
	0	1	Rising edge (Edge sense)				
	1	0	"H" level (Level sense)				
	1	1	"L" level (Level sense)				

Table 6.10.1 Occurrence factor of INTi interrupt request

The $\overline{INT_i}$ interrupt request occurs by detecting the state of pin $\overline{INT_i}$ all the time. Therefore, when the user does not use an $\overline{INT_i}$ interrupt, be sure to set the $\overline{INT_i}$ interrupt's priority level to 0.

6.10 External interrupts

	al interrupt input read regis	
Bit	Bit name	Function At reset R/W
0	INT ₀ read out bit	The input level at the corresponding pin is read out. Undefined RO
1	INT ₁ read out bit	0 : "L" level Undefined RO
2	INT ₂ read out bit	1 : "H" level Undefined RO
3	INT ₃ read out bit	Undefined RO
4	INT ₄ read out bit	Undefined RO
5	INT₅ read out bit	Undefined RO
6	INT ₆ read out bit	Undefined RO
7	INT7 read out bit	Undefined RO

Fig. 6.10.1 Structure of external interrupt input read register

Bit	Corresponding pin	Function	At reset	R/W
0	Nothing is assigned.		Undefined	_
1	Pin INT ₁	0 : Input mode	0	RW
2	Pin INT ₂ (RTP _{TRG1})	1 : Output mode	0	RW
3		When using this pin as an external interrupt's input pin, be sure to clear the corresponding bit to "0."	0	RW
4	Nothing is assigned.		Undefined	_
5	Pin INT₅ (TB0ı∧/IDW)	0 : Input mode	0	RW
6	Pin INT ₆ (TB1 _{IN} /IDV)	1 : Output mode	0	RW
7	Pin INT7 (TB2N/IDU)	When using this pin as an external interrupt's input pin, be sure to clear the corresponding bit to "0."	0	RW

Fig. 6.10.2 Relationship between port P5 direction register and external interrupt's input pins

6.10 External interrupts

6.10.2 Functions of INT: interrupt request bit

Figure 6.10.3 shows an $\overline{INT_i}$ interrupt request.

(1) Functions when edge sense is selected

In this case, the interrupt request bit has the same function as that of an internal interrupt. That is, when an interrupt request occurs, the interrupt request bit is set to "1" and retains this state until the interrupt request is accepted. When this bit is cleared to "0" by software, the interrupt request is cancelled; when this bit is set to "1" by software, the interrupt request can occur.

(2) Functions when level sense is selected

In this case, the interrupt request bit is ignored.

 $\overline{INT_i}$ interrupt requests continuously occur while the level at pin $\overline{INT_i}$ is the valid level^{*1}; when the level at pin $\overline{INT_i}$ changes from the valid level to the invalid level^{*2} before the corresponding $\overline{INT_i}$ interrupt request is accepted, this interrupt request is not retained. (See Figure 6.10.4.)

Valid level*1: This means the level selected by the polarity select bit (bit 4 at addresses 7D₁₆ to 7F₁₆, 6E₁₆, 6F₁₆, FD₁₆ to FF₁₆)

Invalid level*2: This means the reversed level of "valid level"




Fig. 6.10.3 INT: Interrupt request




Fig. 6.10.4 Occurrence of INT: interrupt request when level sense is selected

6.10 External interrupts

6.10.3 Switching of INT: to interrupt request occurrence factor

When the INT interrupt request occurrence factor is switched in one of the following ways, there is a possibility that the corresponding interrupt request bit is set to "1":

- Switching the factor from the level sense to the edge sense
- Switching the polarity

Therefore, after this switching, make sure to clear the corresponding interrupt request bit to "0." Figure 6.10.5 shows an example of the switching procedure for the $\overline{INT_i}$ interrupt request's occurrence factor.




Fig. 6.10.5 Example of switching procedure for INTi interrupt request's occurrence factor

[Precautions for interrupts]

[Precautions for interrupts]

1. In order to change the interrupt priority level select bits (bits 0 to 2 at addresses 6E₁₆ to 7F₁₆, F1₁₆, F2₁₆, F5₁₆ to F9₁₆, FD₁₆ to FF₁₆), 2 to 7 cycles of f_{sys} are required after execution of a write instruction until change of the interrupt priority level. Therefore, when the interrupt priority level of a certain interrupt source is repeatedly changed in a very short time, which consists of a few instructions, it is necessary to reserve the time required for the change by software. Figure 6.10.6 shows a program example to reserve the time required for the change. Note that the time required for the change depends on the contents of the interrupt priority detection time select bits (bits 4 and 5 at address 5E₁₆). Table 6.10.2 lists the correspondence between the number of instructions inserted in Figure 6.10.6 and the interrupt priority detection time select bits.

MOVMB 00XXH, #0	DXH ; Write instruction for the interrupt priority level select bits
IOP	; Inserted NOP instruction (Note)
IOP	;
OP	• •
1OVMB 00XXH, #0	\mathbf{DXH} ; Write instruction for the interrupt priority level select bits
ote: Except a write cycles as the	DXH ; Write instruction for the interrupt priority level select bits e instruction for address XX16, any instruction which has the same NOP instruction can also be inserted, instead of the NOP instruction. er of inserted NOP instructions, see Table 6.10.2.

Fig. 6.10.6 Program example to reserve time required for change of interrupt priority level

Table 6.10.2 Correspondence between number of instructions to be inserted in Figure 6.10.6 and	
interrupt priority detection time select bits	

Interrupt priority detectio	n time select bits (Note)	Interrupt priority level	Number of inserted		
b5 b4		detection time	NOP instructions		
0	0	7 cycles of f _{sys}	7 or more		
0	1	4 cycles of f _{sys}	4 or more		
1	0	2 cycles of f _{sys}	2 or more		
1	1	Do not select.			

Note: We recommend [b5 = "1", b4 = "0"].

- 2. When using pin P4OUT_{cut}/INT₀ as an input pin of an external interrupt (pin INT₀), be sure to use port pins P4₀ to P4₇ in the input mode. (Refer to section "**5.2.3 Pin** P4OUT_{cut}/INT₀.")
- 3. When using pin P6OUT_{CUT}/INT₄ as an input pin of an external interrupt (pin INT₄), be sure to use port pins P6₀ to P6₇ in the input mode. (Refer to section "**5.2.4 Pin P6OUT**_{cut}/INT₄.")

CHAPTER 7 TIMER A

7.1 Overview
7.2 Block description
7.3 Timer mode
[Precautions for timer mode]
7.4 Event counter mode
[Precautions for event counter mode]
7.5 One-shot pulse mode
[Precautions for one-shot pulse mode]
7.6 Pulse width modulation (PWM) mode
[Precautions for pulse width modulation (PWM) mode]

7.1 Overview

7.1 Overview

Timer A consists of ten counters, Timers A0 to A9, each equipped with a 16-bit reload function. Timers A0 to A9 operate independently of one other.

Timer Ai (i = 0 to 9) has four operating modes listed below. Except for the event counter mode, timer Ai has the same functions.

Table 7.1.1 lists the functions of timer Ai.

(1) Timer mode

In this mode, the timer counts an internally generated count source. Following functions can be used in this mode:

- Gate function
- Pulse output function

(2) Event counter mode

In this mode, the timer counts an external signal. Following functions can be used in this mode:

- Pulse output function
- Two-phase pulse signal processing function (Timers A2 to A4, A7 to A9)

(3) One-shot pulse mode

In this mode, the timer outputs a pulse which has an arbitrary width once.

(4) Pulse width modulation (PWM) mode

In this mode, the timer outputs pulses which have an arbitrary width in succession. In this mode, the timer serves as one of the following pulse width modulators:

- 16-bit pulse width modulator
- 8-bit pulse width modulator

Table 7.1.1 Functions of timer Ai

	Functions of timers			Timer Ai (i = 0 to 9)								
		TA0	TA1	TA2	TA3	TA4	TA5	TA6	TA7	TA8	TA9	
Timer mode	Timer		\checkmark		\checkmark		\checkmark		\checkmark			
	Gate function		\checkmark		\checkmark		\checkmark		\checkmark			
Pulse output function		\checkmark		\checkmark		\checkmark		\checkmark				
Event counter mode	Event counter mode Pulse output function		\checkmark		\checkmark		\checkmark		\checkmark			
Two-phase pulse signal processing function		—		√ (Note)		—		√ (Note)		Note)		
One-shot pulse mode		\checkmark		\checkmark		\checkmark		\checkmark				
Pulse width modulatio	n (PWM) mode	\sim	/		\checkmark				\checkmark			

Note: Normal processing for TA2, TA3, TA7, TA8; and quadruple processing for TA4, TA9

7.2 Block description

7.2 Block description

Figure 7.2.1 shows the block diagram of timer Ai (i = 0 to 9). Explanation of registers relevant to timer A is described below.




Fig. 7.2.1 Block diagram of timer Ai (i = 0 to 9)

7.2 Block description

7.2.1 Counter and Reload register (timer Ai register)

Each of timer Ai counter and reload register consists of 16 bits.

Countdown in the counter is performed each time the count source is input. In the event counter mode, it can also function as an up-counter.

The reload register is used to store the initial value of the counter. When a counter underflow or overflow occurs, the reload register's contents are reloaded into the counter.

A value is set to the counter and reload register by writing the value to the timer Ai register. Table 7.2.1 lists the memory assignment of the timer Ai register.

The value written into the timer Ai register while counting is not in progress is set to the counter and reload register. The value written into the timer Ai register while counting is in progress is set only to the reload register. In this case, the reload register's updated contents are transferred to the counter at the next reload time. The value obtained when reading out the timer Ai register varies according to the operating mode. Table 7.2.2 lists reading from and writing to the timer Ai register.

Table 7.2.1 Memory assignment of timer AI register					
Timer Ai register	High-order byte	Low-order byte			
Timer A0 register	Address 47 ₁₆	Address 4616			
Timer A1 register	Address 4916	Address 4816			
Timer A2 register	Address 4B ₁₆	Address 4A ₁₆			
Timer A3 register	Address 4D ₁₆	Address 4C ₁₆			
Timer A4 register	Address 4F ₁₆	Address 4E16			
Timer A5 register	Address C7 ₁₆	Address C616			
Timer A6 register	Address C916	Address C816			
Timer A7 register	Address CB ₁₆	Address CA ₁₆			
Timer A8 register	Address CD ₁₆	Address CC ₁₆			
Timer A9 register	Address CF ₁₆	Address CE ₁₆			

Table 7.2.1 Memory assignment of timer Ai register

Note: At reset, the contents of the timer Ai register are undefined.

Table 7.2.2 Reading from and writing to timer Ai register

Operating mode	Read	Write		
Timer mode	Counter value is read out.	<while counting=""></while>		
Event counter mode	(Note 1)	Written only to reload register. - <while counting="" not=""> Written to both of the counter</while>		
One-shot pulse mode	Undefined value is read out.			
Pulse width modulation (PWM) mode		and reload register.		

Notes 1: Also refer to sections "[Precautions for timer mode]" and "[Precautions for event counter mode]."

2: When reading from and writing to the timer Ai register, perform it in a unit of 16 bits.

7.2.2 Timer A clock division select register

In the timer mode, one-shot pulse mode, and pulse width modulation (PWM) mode, the count source select bits (bits 6 and 7 at addresses 56₁₆ to 5A₁₆, D6₁₆ to DA₁₆), and timer A clock division select bits (bits 0 and 1 at address 45₁₆) select the count source. Figure 7.2.2 shows the structure of the timer A clock division select register. Table 7.2.3 lists the count source (in the timer mode, one-shot pulse mode, and pulse width modulation (PWM) mode).

Timer A	clock division select register (A	ddress 4516)	b7 b6 b5	b4 b3 b2	2 b1 b0
Bit	Bit name	Function		At reset	R/W
0	Timer A clock division select bits	See Table 7.2.3.		0	RW
1				0	RW
7 to 2	The value is "0" at reading.			0	-
7 10 2	The value is of at leading.			0	

Fig. 7.2.2 Structure of timer A clock division select register

(PWM) mode)							
Count source select bits (bits 6 and 7 at addresses	(bits 0 and 1 at address 45 ₁₆)						
5616 to 5A16, D616 to DA16)	00	01	10	11			
00	f2	f1	f1				
01	f 16	f 16	f 64	Do not			
10	f 64	f 64	f 512	select.			
11	f 512	f 4096	f 4096				

Table 7.2.3 Count source (in timer mode, one-shot

pulse mode, and pulse width modulation

7.2 Block description

7.2.3 Count start register

This register is used to start and stop counting. One bit of this registar corresponds to one timer. (This is the one-to-one relationship.) Figure 7.2.3 shows the structures of the count start registers 0 and 1.

						-
Bit	Bit name		Function		At reset	R
0	Timer A0 count start bit	0 : Stop counting 1 : Start counting			0	R
1	Timer A1 count start bit				0	R
2	Timer A2 count start bit				0	R
3	Timer A3 count start bit				0	R
4	Timer A4 count start bit				0	R
5	Timer B0 count start bit				0	R
6	Timer B1 count start bit				0	R
7	Timer B2 count start bit			67 66 6E	0	
	Timer B2 count start bit start register 1 (Address 41 ₁₆)			b7 b6 b5		
			Function	b7 b6 b5		2 b1
Count s	start register 1 (Address 41 ₁₆)	0 : Stop counting	Function	b7 b6 b5	b4 b3 b2	2 b1
Count s Bit	start register 1 (Address 41 ₁₆) Bit name	0 : Stop counting 1 : Start counting	Function	b7 b6 b5	b4 b3 b2 At reset	2 b1
Count s Bit 0	start register 1 (Address 4116) Bit name Timer A5 count start bit		Function	b7 b6 b5	b4 b3 b2 At reset	2 b1
Count s Bit 0 1	start register 1 (Address 41 ₁₆) Bit name Timer A5 count start bit Timer A6 count start bit		Function	b7 b6 b5	b4 b3 b2 At reset 0	2 b1 R, R R R
Count s Bit 0 1 2	Bit name Bit name Timer A5 count start bit Timer A6 count start bit Timer A7 count start bit		Function	b7 b6 b5	b4 b3 b2 At reset 0 0	R 2 b1 R/ R R R R R

Fig. 7.2.3 Structures of count start registers 0 and 1

7.2.4 Timer Ai mode register

Figure 7.2.4 shows the structure of the timer Ai mode register. The operating mode select bits are used to select the operating mode of timer Ai. Bits 2 to 7 have different functions according to the operating mode. These bits are described in the paragraph of each operating mode.

	(i = 5 to 9) (Ad	ddresses D616 to DA16)						<u> </u>
Bit	Bit name	Function			At	rese	et '	R/W
0	Operating mode select bits	0 0 : Timer mode 0 1 : Event counter mode		 		0		RW
1	(Note)	1 0 : One-shot pulse mode 1 1 : Pulse width modulation (PWM) mod	le	 		0		RW
2	These bits have different function	ons according to the operating mode.				0		RW
3						0		RW
4						0		RW
5						0		RW
6						0		RW
7						0		R٧

Fig. 7.2.4 Structure of timer Ai mode register

7.2 Block description

7.2.5 Timer Ai interrupt control register

Figure 7.2.5 shows the structure of the timer Ai interrupt control register. For details about interrupts, refer to "CHAPTER 6. INTERRUPTS."

	i interrupt control register (i = 0 (i = 5	to 9) (Addresses F516 to F916)		<u> </u>
Bit	Bit name	Function	At reset	R/W
0	Interrupt priority level select bits	^{b2 b1b0} 0 0 0 : Level 0 (Interrupt disabled) 0 0 1 : Level 1	0	RW
1		0 1 0 : Level 2 0 1 1 : Level 3 1 0 0 : Level 4	0	RW
2		1 0 1 : Level 5 1 1 0 : Level 6 1 1 1 : Level 7	0	RW
3	Interrupt request bit	0 : No interrupt requested 1 : Interrupt requested	0	RW (Note
7 to 4	Nothing is assigned.		Undefined	_

Fig. 7.2.5 Structure of timer Ai interrupt control register

(1) Interrupt priority level select bits (bits 2 to 0)

These bits are used to select a timer Ai interrupt's priority level. When using timer Ai interrupts, select the priority level from levels 1 through 7. When a timer Ai interrupt request occurs, its priority level is compared with the processor interrupt priority level (IPL), so that the requested interrupt is enabled only when its priority level is higher than the IPL. (However, this applies when the interrupt disable flag (I) = "0.") To disable timer Ai interrupts, set these bits to "000₂" (level 0).

(2) Interrupt request bit (bit 3)

This bit is set to "1" when a timer Ai interrupt request occurs. This bit is automatically cleared to "0" when the timer Ai interrupt request is accepted. This bit can be set to "1" or cleared to "0" by software.

7.2.6 Port P2, port P4 and port P6 direction registers

The I/O pins of timers A0 to A3 are multiplexed with port P6 pins, and the I/O pins of timers A4 and A9 are multiplexed with port P2 pins, and the I/O pins of timers A5 to A8 are multiplexed with port P4 pins. When using these pins as timer Ai (i = 0 to 9)'s input pins, clear the corresponding bits of the port P6, port P2, and port P4 direction registers to "0" in order to set these port pins for the input mode. When used as timer Ai's output pins, these pins are forcibly set to the output pins of timer Ai regardless of the direction registers' contents. Figure 7.2.6 shows the relationship between the port P6 direction registers and the timer Ai's I/O pins, Figure 7.2.7 shows the relationship between port P2 and port P4 direction registers and timer Ai's I/O pins.

Note that each bit of the port P4 direction register becomes "0" by an input of a falling edge to pin $\overline{P4OUT_{cut}}$. (Refer to section "5.2.3 Pin $\overline{P4OUT_{cut}}/\overline{INT_{o}}$.") When switching the output pins of timers A5 to A8 to the port output pins, the following procedure is required.

1 Return the input level at pin P4OUTcut to "H."

- 2 Write data to the port P4 register's bit corresponding to the port P4 pin, where data is to be output.
- ③ Set "1" to the port P4 direction register's bit corresponding to the above P4 register's bit; therefore, this bit enters the output mode.

When the input level at pin $\overline{P4OUT_{cut}}$ = "L," no bit of the port P4 direction register can be set to "1." Similarly, each bit of the port P6 direction register becomes "0" by an input of a falling edge to pin $\overline{P6OUT_{cut}}$. (Refer to section "5.2.4 Pin $\overline{P6OUT_{cut}/INT_{4.}}$ ") When switching the output pins of timers A0 to A3 to the port output pins, the following procedure is required.

1 Return the input level at pin P6OUTcut to "H."

- 2 Write data to the port P6 register's bit corresponding to the port P6 pin, where data is to be output.
- ③ Set "1" to the port P6 direction register's bit corresponding to the above P6 register's bit; therefore, this bit enters the output mode.

When the input level at pin P6OUTcut = "L," no bit of the port P6 direction register can be set to "1."

Bit	Corresponding pin	Functions	At reset	R/W
0	Pin TA0out (Pin W/RTP0)	0 : Input mode	0	RW
1	Pin TA0ıN (Pin V/RTP0₁)	1 : Output mode	0	RW
2	Pin TA1out (Pin U/RTP02)		0	RW
3	Pin TA1ı (Pin W/RTP0₃)	When using this pin as timer Ai's input pin, be sure to clear the corresponding bit to "0."	0	RW
4	Pin TA2out (Pin V/RTP10)		0	RW
5	Pin TA2ı (Pin U/RTP1₁)		0	RW
6	Pin TA3out (Pin RTP12)		0	RW
7	Pin TA3ıN (Pin RTP1₃)		0	RW

Fig. 7.2.6 Relationship between port P6 direction register and timer Ai's I/O pins

7.2 Block description

D:4	0		Eurotiona	A 4 11 4 4 4 4 4	- D / A
Bit	· · ·	onding pin		At reset	R/V
0	Pin TA4out		0 : Input mode	0	RW
1	Pin TA4 _{IN}		1 : Output mode	0	RW
2	Pin TA9out		When using this pin as timer Ai's input pin, be sure	0	RW
3	Pin TA9ıN		to clear the corresponding bit to "0."	0	RW
4	Pin TB0IN	(Note 1)		0	RV
5	Pin TB1ıℕ	(Note 2)		0	RV
6	Pin TB2ıℕ	(Note 3)		0	RV
7	Pin P27			0	RW
2: 3:	This applies when	the TB1ıℕ pin sele the TB2ıℕ pin sele	ct bit (bit 0 at address AE ₁₆) = 1. ct bit (bit 1 at address AE ₁₆) = 1. ct bit (bit 2 at address AE ₁₆) = 1. $b7 \ b6 \ b5$ C ₁₆)	<u>b4 b3 b2</u>	<u>b1</u>
2: 3: Port P	: This applies when : This applies when 4 direction regis	the TB1⊪ pin sele the TB2⊪ pin sele ster (Address	ct bit (bit 1 at address AE ₁₆) = 1. ct bit (bit 2 at address AE ₁₆) = 1. C1 ₆)		
2: 3: Port P- Bit	This applies when This applies when direction regis Corresp	the TB1⊪ pin sele the TB2⊪ pin sele ster (Address onding pin	ct bit (bit 1 at address AE ₁₆) = 1. ct bit (bit 2 at address AE ₁₆) = 1. C1 ₆) Functions	At reset	R/V
2: 3: Port P- Bit 0	: This applies when : This applies when 4 direction regis Corresp Pin TA5out (Pin	the TB1IN pin sele the TB2IN pin sele ster (Address onding pin n RTP20)	ct bit (bit 1 at address AE ₁₆) = 1. ct bit (bit 2 at address AE ₁₆) = 1. C1 ₆) Functions 0 : Input mode	At reset	R/V RV
2: 3: Port P Bit 0 1	 This applies when This applies when 4 direction regis Corresp Pin TA5_{OUT} (Pin Pin TA5_{IN} (Pin 	the TB1⊪ pin sele the TB2⊪ pin sele ster (Address onding pin n RTP2₀) RTP2₁)	ct bit (bit 1 at address AE ₁₆) = 1. ct bit (bit 2 at address AE ₁₆) = 1. C16) Functions	At reset 0 0	R/V RV RV
2: 3: Port P Bit 0 1 2	 This applies when This applies when 4 direction regis Corresp Pin TA5out (Pin Pin TA6out (Pin 	the TB1IN pin sele the TB2IN pin sele ster (Address onding pin n RTP20) RTP21) n RTP22)	ct bit (bit 1 at address AE ₁₆) = 1. ct bit (bit 2 at address AE ₁₆) = 1. C1 ₆) Functions 0 : Input mode	At reset 0 0 0	R/V RV RV RV
2: 3: Port P- Bit 0 1 2 3	 This applies when This applies when 4 direction regis Corresp Pin TA5out (Pin Pin TA6out (Pin Pin TA6out (Pin 	the TB1IN pin sele the TB2IN pin sele ster (Address onding pin n RTP20) RTP21) n RTP22) RTP23)	ct bit (bit 1 at address AE ₁₆) = 1. ct bit (bit 2 at address AE ₁₆) = 1. C16) Functions 0 : Input mode 1 : Output mode	At reset 0 0 0 0	R/V RV RV RV
2: 3: Port P Bit 0 1 2 3 4	 This applies when This applies when 4 direction regis Corresp Pin TA5_{OUT} (Pin Pin TA6_{IN} (Pin Pin TA6_{IN} (Pin Pin TA7_{IN} (Pin 	the TB1IN pin sele the TB2IN pin sele ster (Address onding pin n RTP20) RTP21) n RTP22) RTP23) RTP30)	ct bit (bit 1 at address AE ₁₆) = 1. ct bit (bit 2 at address AE ₁₆) = 1. C16) Functions 0 : Input mode 1 : Output mode When using this pin as timer Ai's input pin, be sure	At reset 0 0 0 0 0 0 0 0 0 0 0	R/V RV RV RV RV
2: 3: Port P- Bit 0 1 2 3 4 5	 This applies when This applies when This applies when 4 direction regis Corresp Pin TA5out (Pin Pin TA6out (Pin Pin TA6out (Pin Pin TA6in (Pin Pin TA7in (Pin Pin TA7in (Pin 	the TB1IN pin sele the TB2IN pin sele ster (Address onding pin n RTP20) RTP21) n RTP22) RTP23) RTP30) RTP31)	ct bit (bit 1 at address AE ₁₆) = 1. ct bit (bit 2 at address AE ₁₆) = 1. C16) Functions 0 : Input mode 1 : Output mode When using this pin as timer Ai's input pin, be sure	At reset 0 0 0 0 0 0 0 0	R/V RV RV RV RV RV RV
2: 3: Port P Bit 0 1 2 3 4	 This applies when This applies when 4 direction regis Corresp Pin TA5_{OUT} (Pin Pin TA6_{IN} (Pin Pin TA6_{IN} (Pin Pin TA7_{IN} (Pin 	the TB1IN pin sele the TB2IN pin sele ster (Address onding pin n RTP20) RTP21) n RTP22) RTP23) RTP30) RTP31) n RTP32)	ct bit (bit 1 at address AE ₁₆) = 1. ct bit (bit 2 at address AE ₁₆) = 1. C16) Functions 0 : Input mode 1 : Output mode When using this pin as timer Ai's input pin, be sure	At reset 0 0 0 0 0 0 0 0 0 0 0	R/V RV RV RV RV

Fig. 7.2.7 Relationship between port P4 and port P2 direction registers and timer Ai's I/O pins

7.3 Timer mode

In this mode, the timer counts an internally generated count source. Table 7.3.1 lists the specifications of the timer mode. Figure 7.3.1 shows the structures of the timer Ai register and timer Ai mode register in the timer mode.

Item	Specifications
Count source fi	f1, f2, f16, f64, f512, Or f4096
Count operation	Countdown
	• When a counter underflow occurs, reload register's contents are
	reloaded, and counting continues.
Division ratio	$\frac{1}{(n + 1)}$ n : Timer Ai register setting value
Count start condition	When count start bit is set to "1."
Count stop condition	When count start bit is cleared to "0."
Interrupt request occurrence timing	When a counter underflow occurs.
TAi _{IN} pin function	Programmable I/O port pin or gate input pin
TAiout pin function	Programmable I/O port pin or pulse output pin
Read from timer Ai register	Counter value can be read out.
Write to timer Ai register	While counting is stopped
	When a value is written to the timer Ai register, it is written to both
	reload register and counter.
	 While counting is in progress
	When a value is written to the timer Ai register, it is written to only
	reload register. (Transferred to the counter at the next reload timing.)

 Table 7.3.1 Specifications of timer mode

7.3 Timer mode

Timer / Timer / Timer /	A0 register (Addresses 47 ₁₆ , 461 A1 register (Addresses 49 ₁₆ , 481 A2 register (Addresses 4B ₁₆ , 4A A3 register (Addresses 4D ₁₆ , 4C	6) 16) 16)	Timer A5 reg Timer A6 reg Timer A7 reg Timer A8 reg	ister (Addre ister (Addre ister (Addre	sses C916, sses CB16, sses CD16,	C816) CA16) CC16)	
I imer A	A4 register (Addresses 4F₁6, 4E	16)	Timer A9 reg	(b8		CE16)	
Bit		Functio	n			At reset	R/V
15 to 0	Any value in the range from "0000 Assuming that the set value = n , th When reading, the register indica	e counter divi	ides the count so	ource frequenc	cy by (n + 1)	Undefined	RV
			a t a b (1) a		D/ D0 D5	DH DJ D2	
Timer / Bit	Ai mode register (i = 0 to 4) (Add Ai mode register (i = 5 to 9) (Add Bit name		,	on	b7 b6 b5	At reset	0 R/V
	Ai mode register (i = 5 to 9) (Ado	dresses D61	6 to DA ₁₆) Functi	on			0 R/V
Bit	Ai mode register (i = 5 to 9) (Ado Bit name	dresses D61	6 to DA ₁₆) Functi	on		At reset	0 R/V RV
Bit 0	Ai mode register (i = 5 to 9) (Ado Bit name	b1 b0 0 0 : Timer 0 : No pulse (TAiour µ pin.) 1 : Pulse ou	6 to DA16) Functi mode e output pin functions as	a programma	able I/O port	At reset	0 R/V RV RV
Bit 0 1	Ai mode register (i = 5 to 9) (Add Bit name Operating mode select bits	dresses D61 ^{b1 b0} 0 0 : Timer (TAiour p pin.) 1 : Pulse ou (TAiour p ^{b4 b3} 0 0 : No 0 1 : ∫ No 0 1 : ∫ No 1 0 : Ga	6 to DA16) Functi mode e output pin functions as utput pin functions as gate function Aiiw pin functions tr pin.) te function	a programma a pulse outpu as a progran	able I/O port ut pin.)	At reset	0 R/V RV RV
Bit 0 1 2	Ai mode register (i = 5 to 9) (Add Bit name Operating mode select bits Pulse output function select bit	dresses D61 ^{b1 b0} 0 0 : Timer 0 : No pulse (TAiour p pin.) 1 : Pulse ou (TAiour p ^{b4 b3} 0 0 : No 0 1 : No 1 0 : Ga (Co put 1 1 : Ga	6 to DA ₁₆) Functi mode e output pin functions as utput pin functions as gate function Nim pin functions rt pin.)	a programma a pulse outpu as a progran only while TA evel.) only while TA	able I/O port ut pin.) nmable I/O	At reset 0 0 0 0	0 R/V RV RV RV
Bit 0 1 2 3	Ai mode register (i = 5 to 9) (Add Bit name Operating mode select bits Pulse output function select bit	dresses D61 ^{b1 b0} 0 0 : Timer 0 : No pulse (TAiour p pin.) 1 : Pulse ou (TAiour p ^{b4 b3} 0 0 : No 0 1 : No 1 0 : Ga (Co put 1 1 : Ga	6 to DA₁6) Functi mode e output pin functions as utput pin functions as utput gate function Ai⊪ pin functions rt pin.) te function ounter is active t signal is at "L" I te function ounter is active	a programma a pulse outpu as a progran only while TA evel.) only while TA	able I/O port ut pin.) nmable I/O	At reset 0 0 0 0 0 0 0	0
Bit 0 1 2 3 4	Ai mode register (i = 5 to 9) (Add Bit name Operating mode select bits Pulse output function select bit Gate function select bits	dresses D61 ^{b1 b0} 0 0 : Timer 0 : No pulse (TAiour p pin.) 1 : Pulse ou (TAiour p ^{b4 b3} 0 0 : No 0 1 : No 1 0 : Ga (Co put 1 1 : Ga	6 to DA₁6) Functi mode e output pin functions as utput pin functions as gate function Ai⊪ pin functions rt pin.) te function ounter is active t signal is at "L" I te function ounter is active t signal is at "H"	a programma a pulse outpu as a progran only while TA evel.) only while TA	able I/O port ut pin.) nmable I/O	At reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R/V R/V R/V R/V R/V R/V

Fig. 7.3.1 Structures of timer Ai register and timer Ai mode register in timer mode

7.3.1 Setting for timer mode

Figure 7.3.2 shows an initial setting example for registers related to the timer mode.

Note that when using interrupts, set up to enable the interrupts. For details, refer to section **"CHAPTER 6. INTERRUPTS."**





Fig. 7.3.2 Initial setting example for registers relevant to timer mode

7.3 Timer mode

7.3.2 Operation in timer mode

- ① When the count start bit is set to "1," the counter starts counting of the count source.
- ^② When a counter underflow occurs, the reload register's contents are reloaded, and counting continues.
- ③ The timer Ai interrupt request bit is set to "1" at the underflow in ②. The interrupt request bit remains set to "1" until the interrupt request is accepted or until the interrupt request bit is cleared to "0" by software.






Fig. 7.3.3 Example of operation in timer mode (without pulse output and gate functions)

7.3.3 Select function

The following describes the gate and pulse output functions.

(1) Gate function

The gate function is selected by setting the gate function select bits (bits 4 and 3 at addresses 56_{16} to $5A_{16}$, $D6_{16}$ to DA_{16}) to "102" or "112." The gate function makes it possible to start or stop counting depending on the TAi_{IN} pin's input signal. Table 7.3.2 lists the count valid levels.

Figure 7.3.4 shows an example of operation with the gate function selected.

When selecting the gate function, set the port P6, P2, and P4 direction registers' bits which correspond to the TAi_{IN} pins for the input mode. Additionally, make sure that the TAi_{IN} pin's input signal has a pulse width equal to or more than two cycles of the count source.

Gate functi	ion select bits	Count valid level (Duration while counter counts)
b4	b3	
1	0	While TAin pin's input signal level is at "L" level
1	1	While TAin pin's input signal level is at "H" level

Table 7.3.2 Count valid levels

Note: The counter does not count while the TAi_{IN} pin's input signal is not at the count valid level.




Fig. 7.3.4 Example of operation with gate function selected

7.3 Timer mode

(2) Pulse output function

The pulse output function is selected by setting the pulse output function select bit (bit 2 at addresses 56₁₆ to 5A₁₆, D6₁₆ to DA₁₆) to "1." When this function is selected, the TAiour pin is forcibly set for the pulse output pin regardless of the corresponding bits of the port P6, P2, and P4 direction registers. The TAiour pin outputs a pulse of which polarity is inverted each time a counter underflow occurs. When the count start bit (addresses 40₁₆, 41₁₆) is "0" (count stopped), the TAiour pin outputs "L" level. Figure 7.3.5 shows an example of operation with the pulse output function selected.




Fig. 7.3.5 Example of operation with pulse output function selected

[Precautions for timer mode]

1. By reading the timer Ai register, the counter value can be read out at arbitrary timing. However, if the timer Ai register is read at the reload timing shown in Figure 7.3.6, the value "FFFF₁₆" is read out. If reading is performed in the period from when a value is set into the timer Ai register with the counter stopped until the counter starts counting, the set value is correctly read out.




Fig. 7.3.6 Reading timer Ai register

7.4 Event counter mode

In this mode, the timer counts an external signal.

Tables 7.4.1 and 7.4.2 list the specifications of the event counter mode. Figure 7.4.1 shows the structures of the timer Ai register and timer Ai mode register in the event counter mode.

Table 7.4.1 Specifications of ever	t counter mode (when not	t using two-phase pulse signal processing
function)		

Item	Specifications
Count source	● External signal input to the TAin pin
	• The count source's valid edge can be selected from the falling edge
	and the rising edge by software.
Count operation	• Countup or countdown can be switched by external signal or software.
	• When a counter overflow or underflow occurs, reload register's con-
	tents are reloaded, and counting continues.
Division ratio	● For countdown 1
	(n + 1) n: Timer Ai register's set value
	● For countup
	$\frac{1}{(FFFF_{16} - n + 1)}$
Count start condition	When the count start bit is set to "1."
Count stop condition	When the count start bit is cleared to "0."
Interrupt request occurrence timing	When a counter overflow or underflow occurs.
TAi _{IN} pin's function	Count source input
TAiout pin's function	Programmable I/O port pin, pulse output pin, or countup/countdown
	switch signal input pin
Read from timer Ai register	Counter value can be read out.
Write to timer Ai register	While counting is stopped
	When a value is written to timer Ai register, it is written to both of
	the reload register and counter.
	While counting is in progress
	When a value is written to timer Ai register, it is written only to the
	reload register. (Transferred to the counter at the next reload timing.)

function in timers A2	to A4, A7 to A9)
Item	Specifications
Count source	External signal (two-phase pulse) input to the following pins:
	TA_{jIN} , TA_{jOUT} (j = 2 to 4, 7 to 9)
Count operation	• Countup or countdown can be switched by external signal (two-
	phase pulse).
	• When a counter overflow or underflow occurs, reload register's con-
	tents are reloaded, and counting continues.
Division ratio	● For countdown 1
	(n + 1)
	For countup 1 n: Timer Aj register's set value
	$\frac{1}{(FFFF_{16} - n + 1)}$
Count start condition	When the count start bit is set to "1."
Count stop condition	When the count start bit is cleared to "0."
Interrupt request occurrence timing	When a counter overflow or underflow occurs.
Function of the following pins:	Two-phase pulse input
TAjiN, TAjout (j = 2 to 4, 7 to 9)	
Read from timer Aj register	Counter value can be read out by reading timer Aj register.
Write to timer Aj register	 While counting is stopped
	When a value is written to timer Aj register, it is written to both of
	the reload register and counter.
	While counting is in progress
	When a value is written to timer Aj register, it is written only to the reload
	register. (Transferred to the counter at the next reload timing.)

Table 7.4.2 Specifications of event counter mode (when using two-phase pulse signal processingfunction in timers A2 to A4, A7 to A9)

7.4 Event counter mode

Timer A	1 register (Addresses 4916, 481	16) Timer A6 register (Addresses C916, C8	3 16)	
	2 register (Addresses 4B ₁₆ , 4A	, č	,	
Timer A	3 register (Addresses 4D ₁₆ , 4C	Timer A8 register (Addresses CD ₁₆ , C	C16)	
Timer A	4 register (Addresses 4F16, 4E	16) Timer A9 register (Addresses CF16, CE	1 6)	
		(b15) (b8) b7 b0 b7		t
Bit		Function	At reset	R/W
15 to 0	Any value in the range from "0000 Assuming that the set value = n, th during countdown, or by (FFFF ₁₆ – When reading, the register indica	the counter divides the count source frequency by $(n + 1)$ $(n + 1)$ during countup.	Undefined)	RW
Note: Rea	ading from or writing to this register mus	st be performed in a unit of 16 bits.		
	i mode register (i = 0 to 4) (Ado i mode register (i = 5 to 9) (Ado	, DI DO DO	b4 b3 b2	<u> </u>
Timer A	i mode register (i = 5 to 9) (Add	dresses D6 ₁₆ to DA ₁₆)		0
Fimer A Bit	i mode register (i = 5 to 9) (Ado Bit name	dresses D6 ₁₆ to DA ₁₆)	At reset	0 R/W
Fimer A Bit 0	i mode register (i = 5 to 9) (Add	dresses D6 ₁₆ to DA ₁₆)	At reset	0 R/W RW
Fimer A Bit	i mode register (i = 5 to 9) (Ado Bit name	dresses D6 ₁₆ to DA ₁₆)	At reset	0 R/W
Timer A Bit 0 1	i mode register (i = 5 to 9) (Add Bit name Operating mode select bits	dresses D6 ₁₆ to DA ₁₆) Function ^{b1 b0} 0 1 : Event counter mode 0 : No pulse output (TAioυτ pin functions as a programmable I/O port pin.) 1 : Pulse output (TAioυτ pin functions as a pulse	At reset	0 R/W RW RW
Timer A Bit 0 1 2	i mode register (i = 5 to 9) (Add Bit name Operating mode select bits Pulse output function select bit	 br b0 b3 br b0 b3 X X 0 Function b1 b0 Function b1 b0 b1 b0 Function b1 b0 b1 b0 Function Function b1 b0 Function Function Function State of the state o	At reset 0 0 0 0	0 R/W RW RW
Fimer A Bit 0 1 2 3	i mode register (i = 5 to 9) (Add Bit name Operating mode select bits Pulse output function select bit Count polarity select bit Up-down switching factor select	b1 b0 b3 X X 0 Function b1 b0 0 1 : Event counter mode 0 : No pulse output (TAiout pin functions as a programmable I/O port pin.) 1 : Pulse output (TAiout pin functions as a pulse output pin.) 0 : Counts at falling edge of external signal 1 : Counts at rising edge of external signal 0 : Contents of up-down register 1 : Input signal to TAiout pin	At reset 0 0 0 0 0 0 0 0	R/W RW RW RW
Timer A Bit 0 1 2 3 4	i mode register (i = 5 to 9) (Add Bit name Operating mode select bits Pulse output function select bit Count polarity select bit Up-down switching factor select bit	dresses D616 to DA16) Image: Straight of the design of	At reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 R/W RW RW RW RW

Fig. 7.4.1 Structures of timer Ai register and timer Ai mode register in event counter mode

7.4.1 Setting for event counter mode

Figures 7.4.2 and 7.4.3 show an initial setting example for registers related to the event counter mode. Note that when using interrupts, set up to enable the interrupts. For details, refer to **"CHAPTER 6. INTERRUPTS."**




Fig. 7.4.2 Initial setting example for registers related to event counter mode (1)

7.4 Event counter mode




Fig. 7.4.3 Initial setting example for registers relevant to event counter mode (2)

7.4.2 Operation in event counter mode

- ① When the count start bit is set to "1," the counter starts counting of the count source's valid edge.
- ⁽²⁾ When a counter underflow or overflow occurs, the reload register's contents are reloaded, and counting continues.
- ③ The timer Ai interrupt request bit is set to "1" at the underflow or overflow in ②. The interrupt request bit remains set to "1" until the interrupt request is accepted or until the interrupt request bit is cleared to "0" by software.

Figure 7.4.4 shows an example of operation in the event counter mode.




Fig. 7.4.4 Example of operation in event counter mode (without pulse output and two-pl signal processing functions)

7.4.3 Switching between countup and countdown

Figure 7.4.5 shows structures of the up-down registers 0 and 1.

The up-down register or the input signal from the TAiout pin is used to switch countup from and to countdown. This switching is performed by the up-down bit when the up-down switching factor select bit (bit 4 at addresses 56₁₆ to 5A₁₆, D6₁₆ to DA₁₆) is "0," and by the input signal from the TAiout pin when the up-down switching factor select bit is "1."

When the switching between countup and countdown is set while counting is in progress, this switching is actually performed when the count source's next valid edge is input.

(1) Switching by up-down bit

Countdown is performed when the up-down bit is "0," and countup is performed when the up-down bit is "1." Figure 7.4.5 shows the structures of the up-down registers 0 and 1.

(2) Switching by TAiour pin's input signal

Countdown is performed when the TAiout pin's input signal is at "L" level, and countup is performed when the TAiout pin's input signal is at "H" level.

When using the TAiout pin's input signal to switch countup from and to countdown, set the port P6, port P2, and port P4 direction registers' bits which correspond to the TAiout pin for the input mode.

Bit	Bit name	Function	At reset	t R
0	Timer A0 up-down bit	0 : Countdown 1 : Countup	0	R
1	Timer A1 up-down bit	This function is valid when the contents of the up-	0	R
2	Timer A2 up-down bit	down register is selected as the up-down switching factor.	0	R
3	Timer A3 up-down bit		0	R
4	Timer A4 up-down bit		0	R
5	Timer A2 two-phase pulse signal processing select bit	0 : Two-phase pulse signal processing function disabled 1 : Two-phase pulse signal processing function enabled		00 (No
6	Timer A3 two-phase pulse signal processing select bit	When not using the two-phase pulse signal processing function, clear the bit to "0."	0	(No
7	Timer A4 two-phase pulse signal processing select bit		0	(N
	se the MOVM (MOVMB) or STA(STAB, i	STAD) instruction for writing to bits 5 to 7.	<u>b4 b3 b</u> ;	<u>2 b1</u>
		b7 b6 b5	<u>b4 b3 b</u> ;	
Jp-dov Bit	wn register 1 (Address C4 ₁₆) Bit name	b7 b6 b5	b4 b3 b2 At reset	R/
Jp-dov	wn register 1 (Address C4 ₁₆)	b7 b6 b5		
Jp-dov Bit	wn register 1 (Address C4 ₁₆) Bit name	Function 0 : Countdown 1 : Countup This function is valid when the contents of the up-	At reset	R/
Jp-dov Bit 0	wn register 1 (Address C4 ₁₆) Bit name Timer A5 up-down bit	Function 0 : Countdown 1 : Countup	At reset	R/ R'
Jp-dov Bit 0 1	wn register 1 (Address C4 ₁₆) Bit name Timer A5 up-down bit Timer A6 up-down bit	b7 b6 b5 Function Image: Second	At reset	R/ R' R'
Jp-dov Bit 0 1 2	wn register 1 (Address C4 ₁₆) Bit name Timer A5 up-down bit Timer A6 up-down bit Timer A7 up-down bit	b7 b6 b5 Function Image: Second	At reset 0 0 0	R/
Jp-dov Bit 0 1 2 3	wn register 1 (Address C4 ₁₆) Bit name Timer A5 up-down bit Timer A6 up-down bit Timer A7 up-down bit Timer A8 up-down bit	b7 b6 b5 Function Image: Second	At reset 0 0 0 0	R/ R' R' R' R' W
Jp-dov Bit 0 1 2 3 4	WN register 1 (Address C4 ₁₆) Bit name Timer A5 up-down bit Timer A6 up-down bit Timer A7 up-down bit Timer A8 up-down bit Timer A9 up-down bit Timer A7 two-phase pulse signal	b7 b6 b5 Function 0 : Countdown 1 : Countup This function is valid when the contents of the up-down register is selected as the up-down switching factor. 0 : Two-phase pulse signal processing function disabled	At reset 0 0 0 0 0 0	R/ R ¹ R ¹ R ¹

Fig. 7.4.5 Structures of up-down registers 0 and 1

7.4.4 Selectable functions

The following describes the selectable pulse output, and two-phase pulse signal processing functions.

(1) Pulse output function

The pulse output function is selected by setting the pulse output function select bit (bit 2 at addresses 56_{16} to $5A_{16}$, $D6_{16}$ to DA_{16}) to "1." When this function is selected, the TAiout pin is forcibly set for the pulse output pin regardless of the corresponding bits of the port P6, port P2, and port P4 direction registers. The TAiout pin outputs a pulse of which polarity is inverted each time a counter underflow or overflow occurs. (Refer to Figure 7.3.5).

When the count start bit (addresses 4016, 4116) is "0" (count stopped), the TAiout pin outputs "L" level.

(2) Two-phase pulse signal processing function (Timers Aj)

For timer Aj (j = 2 to 4, 7 to 9), the two-phase pulse signal processing function is selected by setting the timer Aj two-phase pulse signal processing select bits (bits 5 to 7 at addresses 44_{16} and $C4_{16}$) to "1." (See Figure 7.4.5.) Figure 7.4.6 shows the timer Aj mode register when the two-phase pulse signal processing function is selected.

For timers with two-phase pulse signal processing function selected, the timer counts two kinds of pulses of which phases differ by 90 degrees. There are two types of the two-phase pulse signal processing: normal processing and quadruple processing. In timer Am (m = 2, 3, 7, 8), normal processing is performed; in timer An (n = 4, 9), quadruple processing is performed.

For the port P6, port P2, and P4 direction registers' bits corresponding to the pins used for two-phase pulse input, be sure to set these bits for the input mode.




Fig. 7.4.6 Timer Aj (j = 2 to 4, 7 to 9) mode register when two-phase pulse signal processing function is selected

<Normal processing>

Countup is performed at the rising edges input to the TAMIN pin when the TAMIN (m = 2, 3, 7, 8) and TAMOUT have the relationship that the TAMIN pin's input signal goes from "L" to "H" while the TAMOUT pin's input signal is at "H" level.


Countdown is performed at the falling edges input to the TAMIN pin when the TAMIN and TAMOUT have the relationship that the TAMIN pin's input signal goes from "H" to "L" while the TAMOUT pin's input signal is "H." (See Figure 7.4.7.)

<Quadruple processing>


Countup is performed at all rising and falling edges input to the TAnout (n = 4, 9) and TANIN pins when the TANIN and TANOUT have the relationship that the TANIN pin's input signal level goes from "L" to "H" while the TANOUT pin's input signal is at "H" level.

Countdown is performed at all rising and falling edges input to the TAnout and TAnin pins when the TAnin and TAnout have the relationship that the TAnin pin's input signal level goes from "H" to "L" while the TAnout pin's input signal is at "H" level. (See Figure 7.4.8.)

Table 7.4.3 lists the input signals on the TAnout and TAnin pins when the quadruple processing is selected.









	Input signal to TAnout pin	Input signal to TAnin pin
Countup	"H" level	Rising edge
	"I " I ~ ~ I	

Table 7.4.3 TAnout and TAnin pin's input signals when quadruple processing is selected (n = 4, 9)

Countup		Thomas Bage
	"L" level	Falling edge
	Rising edge	"L" level
	Falling edge	"H" level
Countdown	"H" level	Falling edge
	"L" level	Rising edge
	Rising edge	"H" level
	Falling edge	"L" level

[Precautions for event counter mode]

[Precautions for event counter mode]

1. While counting is in progress, by reading the timer Ai (i = 0 to 9) register, the counter value can be read out at any timing. However, if the timer Ai register is read at the reload timing shown in Figure 7.4.9, the value "FFFF16" (at an underflow) or "000016" (at the overflow) is read out. If reading is performed in the period from when a value is set into the timer Ai register with the counter stopped until the counter starts counting, the set value is correctly read out.




Fig. 7.4.9 Reading timer Ai register

- 2. The TAiout pin is used for all functions listed below. Accordingly, only one of these functions can be selected for each timer.
 - Switching between countup and countdown by TAiout pin's input signal
 - Pulse output function
 - Two-phase pulse signal processing function (Timers A2 to A4, A7 to A9)

7.5 One-shot pulse mode

In this mode, the timer outputs a pulse which has an arbitrary width once.

When a trigger occurs, the timer outputs "H" level from the TAi_{OUT} pin for an arbitrary time. Table 7.5.1 lists the specifications of the one-shot pulse mode. Figure 7.5.1 shows the structures of the timer Ai register and timer Ai mode register in the one-shot pulse mode.

Item	Specifications
Count source fi	f1, f2, f16, f64, f512, Or f4096
Count operation	Countdown
	• When the counter value becomes "000016," reload register's con-
	tents are reloaded, and counting stops.
	• If a trigger occurs during counting, reload register's contents are
	reloaded, and counting continues.
Output pulse width ("H")	
Count start condition	When a trigger occurs. (Note)
	 Internal or external trigger can be selected by software.
Count stop condition	When the counter value becomes "000016"
	When the count start bit is cleared to "0"
Interrupt request occurrence timing	When counting stops.
TAin pin's function	Programmable I/O port pin or trigger input pin
TAiout pin's function	One-shot pulse output
Read from timer Ai register	An undefined value is read out.
Write to timer Ai register	While counting is stopped
	When a value is written to timer Ai register, it is written to both of
	the reload register and counter.
	 While counting is in progress
	When a value is written to timer Ai register, it is written only to the
	reload register. (Transferred to counter at the next reload timing.)

Table 7.5.1 Specifications	s of	one-shot	pulse	mode
----------------------------	------	----------	-------	------

Note: The trigger is generated with the count start bit = "1."

7.5 One-shot pulse mode

	A0 register (Addresses 47 ₁₆ , 46 A1 register (Addresses 49 ₁₆ , 48	, .	er (Addresses C716, C6 er (Addresses C916, C8		
	A2 register (Addresses 4B ₁₆ , 40	,	er (Addresses CB ₁₆ , CA	,	
	A3 register (Addresses 4D ₁₆ , 40	, .	er (Addresses CD ₁₆ , C	,	
	A4 register (Addresses 4F16, 4E	, 3	er (Addresses CF16, CE	,	
	0	(b15)	(b8)	,	
		b7	b0 b7		
			1		
Bit		Function		At reset	R/V
15 to 0	Any value in the range from "000 Assuming that the set value = r output from the TAiout pin is exp	n, the "H" level width of the or ressed as follows :	one-shot pulse which is	Undefined	WC
		fi.			
Wr Timer A	the MOVM or STA(STAD) instruction iting to this register must be performed i Ai mode register (i = 0 to 4) (Ad Ai mode register (i = 5 to 9) (Ad	n a unit of 16 bits. dresses 5616 to 5A16)	b7 b6 b5	b4 b3 b2	2_b1
Wr Timer A Timer A	iting to this register must be performed i Ai mode register (i = 0 to 4) (Ad Ai mode register (i = 5 to 9) (Ad	n a unit of 16 bits. dresses 5616 to 5A16) dresses D616 to DA16)	0		1
Wr Timer A Timer A Bit	iting to this register must be performed i Ai mode register (i = 0 to 4) (Ad Ai mode register (i = 5 to 9) (Ad Bit name	n a unit of 16 bits. dresses 5616 to 5A16) dresses D616 to DA16) Funct	0	At reset	1 R/V
Wr Timer A Timer A Bit 0	iting to this register must be performed i Ai mode register (i = 0 to 4) (Ad Ai mode register (i = 5 to 9) (Ad	n a unit of 16 bits. dresses 5616 to 5A16) dresses D616 to DA16)	0	At reset	1 R/V RV
Wr Timer A Timer A Bit	Ai mode register must be performed i Ai mode register (i = 0 to 4) (Ad Ai mode register (i = 5 to 9) (Ad Bit name Operating mode select bits	dresses 5616 to 5A16) dresses D616 to DA16) Funct 1 0 : One-shot pulse mode	0	At reset	1 R/V RV
Wr Timer A Timer A Bit 0	iting to this register must be performed i Ai mode register (i = 0 to 4) (Ad Ai mode register (i = 5 to 9) (Ad Bit name	dresses 5616 to 5A16) dresses D616 to DA16) Funct 1 0 : One-shot pulse mode	0	At reset	1 R/V RV RV
Wr Timer / Timer / Bit 0 1	Ai mode register must be performed i Ai mode register (i = 0 to 4) (Ad Ai mode register (i = 5 to 9) (Ad Bit name Operating mode select bits	the a unit of 16 bits. dresses 5616 to 5A16) dresses D616 to DA16) Funct $b^{1 \ b0}$ 1 0 : One-shot pulse mode se mode. $b^{4 \ b3}$ 0 0 : 0 1 : Writing "1" to one-stored to the second	ion	At reset	1 R/V RV RV
Wr Timer / Timer / Bit 0 1 2	Ai mode register must be performed i Ai mode register (i = 0 to 4) (Ad Ai mode register (i = 5 to 9) (Ad Bit name Operating mode select bits Fix this bit to "1" in one-shot puls	the a unit of 16 bits. dresses 5616 to 5A16) dresses D616 to DA16) Funct $b^{1 \ b0}$ 1 0 : One-shot pulse mode ase mode. $b^{4 \ b3}$ 0 0 : Writing "1" to one-st	ion shot start bit s as a programmable I/O in's input signal	At reset 0 0 0 0	1 R/V RV RV RV
Wr Timer / Timer / Bit 0 1 2 3	Ai mode register must be performed i Ai mode register (i = 0 to 4) (Ad Ai mode register (i = 5 to 9) (Ad Bit name Operating mode select bits Fix this bit to "1" in one-shot puls	In a unit of 16 bits. dresses 5616 to 5A16) dresses D616 to DA16) Funct b1 b0 1 0 : One-shot pulse mode b4 b3 0 0 : 0 1 : Uriting "1" to one-s port pin.) 1 0 : Falling edge of TAin pi 1 1 : Rising edge of TAin pi	ion shot start bit s as a programmable I/O in's input signal	I 1 At reset 0 0 0 0 0 0 0	
Wr Timer A Timer A Bit 0 1 2 3 4	Ai mode register must be performed i Ai mode register (i = 0 to 4) (Ad Ai mode register (i = 5 to 9) (Ad Bit name Operating mode select bits Fix this bit to "1" in one-shot puls Trigger select bits	In a unit of 16 bits. dresses 5616 to 5A16) dresses D616 to DA16) Funct b1 b0 1 0 : One-shot pulse mode b4 b3 0 0 : 0 1 : Uriting "1" to one-s port pin.) 1 0 : Falling edge of TAin pi 1 1 : Rising edge of TAin pi	ion shot start bit s as a programmable I/O in's input signal	At reset 0 0 0 0 0 0 0 0 0	R/V RW RW RW RW

Fig. 7.5.1 Structures of timer Ai register and timer Ai mode register in one-shot pulse mode

7.5.1 Setting for one-shot pulse mode

Figures 7.5.2 and 7.5.3 show an initial setting example for registers related to the one-shot pulse mode. Note that when using interrupts, set up to enable the interrupts. For details, refer to "CHAPTER 6. INTERRUPTS."

↓ ·
Selecting one-shot pulse mode and each function
$\begin{array}{c c} b7 & b0 \\ \hline 1 & 0 & 1 & 1 & 0 \\ \hline 1 & 0 & 1 & 1 & 0 \\ \hline 1 & 0 & 1 & 1 & 0 \\ \hline 1 & 0 & 1 & 1 & 0 \\ \hline 1 & 0 & 0 \\ \hline 1 & 0 & 0 & 0 \\ \hline 1 & 0 & 0 & 0 \\ \hline 1 & 0 & 0 & 0 \\ \hline 1 & 0 & 0 & 0 \\ \hline 1 & 0 & 0 & 0 \\ \hline 1 & 0 & 0 & 0 \\ \hline 1 & 0 & 0 & 0 \\ \hline 1 & 0 & 0 & 0 \\ \hline 1 & 0 & 0 & 0 \\ \hline 1 & 0 & 0 & 0 \\ \hline 1 & 0 & 0 & 0 \\ \hline 1 & 0 & 0 & 0 \\ \hline 1 & 0 & 0 & 0 \\ \hline 1 & 0 & 0 & 0 \\ \hline 1 & 0 & 0 & 0 \\ \hline 1 & 0 & 0 & 0 \\ \hline 1 & 0 & 0 & 0 \\ \hline 1 & 0 & 0 & 0 \\ \hline 1 & 0 & 0 & 0 \\ \hline 1 & 0 & 0 \\ \hline 1 & 0 & 0 & 0 \\ \hline 1 & 0 & 0 \\ \hline$
Selection of one-shot pulse mode
Trigger select bits
0 0 : 0 1 :} Writing "1" to one-shot start bit: Internal trigger 1 0 : Falling of TAi⊮ pin's input signal: External trigger
1 1 : Rising of TAin pin's input signal: External trigger
Count source select bits See Table 7.2.3.
Setting "H" level width of one-shot pulse Timer 40 perioter (Addresses 47 to 46 to)
Setting H level width of othershot pulse Timer A0 register (Addresses 4716, 4616) (b15) (b8) b7 b0 b7 b1 Timer A1 register (Addresses 4916, 4816) Timer A3 register (Addresses 4D16, 4C16) Timer A4 register (Addresses 4D16, 4C16) Timer A5 register (Addresses C716, C616) Timer A7 register (Addresses C916, CA16) Timer A7 register (Addresses CD16, CC16) Timer A9 register (Addresses CF16, CE16) Can be set to "000016" to "FFFF16" (n).
Note. "H" level width = $\frac{n}{f_i}$ fi = Frequency of count source However, if n = "0000 16", the counter does not operate and the TAiour pin outputs "L" level. At this time, no timer Ai interrupt request occurs.
Setting interrupt priority level
b7 b0 Timer Ai interrupt control register (i = 0 to 9) (Addresses 7516 to 7916, F516 to F916) Interrupt priority level select bits When using interrupts, set these bits to one of levels 1 to 7. When disabling interrupts, set these bits to level 0.
Continued to Figure 7.5.3 on the next page

Fig. 7.5.2 Initial setting example for registers related to one-shot pulse mode (1)

7.5 One-shot pulse mode




Fig. 7.5.3 Initial setting example for registers related to one-shot pulse mode (2)

7.5.2 Trigger

The counter is enabled for counting when the count start bit (addresses 40₁₆, 41₁₆) has been set to "1." <u>The counter starts counting when a trigger is generated</u> after counting has been enabled. An internal or external trigger can be selected as that trigger.

An internal trigger is selected when the trigger select bits (bits 4 and 3 at addresses 56_{16} to $5A_{16}$, $D6_{16}$ to DA_{16}) are " 00_2 " or " 01_2 "; an external trigger is selected when the bits are " 10_2 " or " 11_2 ."

If a trigger is generated during counting, the reload register's contents are reloaded and the counter continues counting. If a trigger generated during counting, make sure that a certain time which is equivalent to one cycle of the timer's count source or more has passed between the previously trigger occurrence and a new trigger occurrence.

(1) When selecting internal trigger

A trigger is generated when writing "1" to the one-shot start bit (addresses 42_{16} , 43_{16}). Figure 7.5.4 shows the structures of the one-shot start registers 0 and 1.

(2) When selecting external trigger

A trigger is generated at the falling edge of the TAi_{IN} pin's input signal when bit 3 at addresses 56₁₆ to 5A₁₆, D6₁₆ to DA₁₆ is "0," or at its rising edge when bit 3 is "1."

When using an external trigger, set the port P6, port P2, and port P4 direction registers' bits which correspond to the TAi_{IN} pins for the input mode.

7.5 One-shot pulse mode

Bit	Bit name	Function	At reset	R/
0	Timer A0 one-shot start bit	1 : Start outputting one-shot pulse.	0	W
1	Timer A1 one-shot start bit	(Valid when an internal trigger is selected.)	0	W
2	Timer A2 one-shot start bit	The value is "0" at reading.	0	W
3	Timer A3 one-shot start bit		0	W
4	Timer A4 one-shot start bit		0	W
6, 5	Nothing is assigned.		Undefined	-
7	Fix this bit to "0."		0	R
ne-st	not start register 1 (Address 43	16) b7 b6 b5	b4 b3 b2	
		16) 0		2 b1
Bit	Bit name	16) 0 0 Function	At reset	2 b1
Bit 0	Bit name Timer A5 one-shot start bit	16) 0	At reset	2 b1 R/ W
Bit 0 1	Bit name Timer A5 one-shot start bit Timer A6 one-shot start bit	Function Function I : Start outputting one-shot pulse. (Valid when an internal trigger is selected.)	At reset 0 0	2 b1 R/ W
Bit 0 1 2	Bit name Timer A5 one-shot start bit Timer A6 one-shot start bit Timer A7 one-shot start bit	16) 0 0 Function 1 : Start outputting one-shot pulse.	At reset	2 b1 R/ W
Bit 0 1 2 3	Bit name Timer A5 one-shot start bit Timer A6 one-shot start bit Timer A7 one-shot start bit Timer A8 one-shot start bit	Function Function I : Start outputting one-shot pulse. (Valid when an internal trigger is selected.)	At reset 0 0	2 b1 R/ W W
Bit 0 1 2	Bit name Timer A5 one-shot start bit Timer A6 one-shot start bit Timer A7 one-shot start bit	Function Function I : Start outputting one-shot pulse. (Valid when an internal trigger is selected.)	At reset 0 0 0	2 b1
Bit 0 1 2 3	Bit name Timer A5 one-shot start bit Timer A6 one-shot start bit Timer A7 one-shot start bit Timer A8 one-shot start bit	Function Function I : Start outputting one-shot pulse. (Valid when an internal trigger is selected.)	At reset 0 0 0 0 0 0	2 b1 R/ W W W W

Fig. 7.5.4 Structures of one-shot start registers 0 and 1

7-34

7.5.3 Operation in one-shot pulse mode

- ① When the one-shot pulse mode is selected with the operating mode select bits, the TAiou⊤ pin outputs "L" level.
- ② When the count start bit is set to "1," the counter is enabled for counting. <u>After that, counting starts when</u> <u>a trigger is generated.</u>
- ③ When the counter starts counting, the TAiou⊤ pin outputs "H" level. (When a value of "000016" is set to the timer Ai register, the counter stops operating, the output level at pin TAiou⊤ remains "L," and no timer Ai interrupt request does not occur.)
- ④ When the counter value becomes "0000₁₆," the output from the TAiout pin becomes "L" level. Additionally, the reload register's contents are reloaded and the counter stops counting there.
- (5) Simultaneously with ④, the timer Ai interrupt request bit is set to "1." This interrupt request bit remains set to "1" until the interrupt request is accepted or until the interrupt request bit is cleared to "0" by software.

Figure 7.5.5 shows an example of operation in the one-shot pulse mode.

When a trigger is generated after ④ above, the counter and TAiouT pin perform the same operations beginning from ② again. Furthermore, if a trigger is generated during counting, the counter performs countdown once after this new trigger is generated, and then, it continues counting with the reload register's contents reloaded. If generating a trigger during counting, make sure that a certain time which is equivalent to one cycle of the timer's count source or more has passed between the previously trigger occurrence and a new trigger occurrence.

The one-shot pulse output from the TAiout pin can be disabled by clearing the timer Ai mode register's bit 2 to "0." Accordingly, timer Ai can also be used as an internal one-shot timer that does not perform the pulse output. In this case, the TAiout pin functions as a programmable I/O port pin.

7.5 One-shot pulse mode





Fig. 7.5.5 Example of operation in one-shot pulse mode (selecting external trigger)

[Precautions for one-shot pulse mode]

- 1. If the count start bit is cleared to "0" during counting, the counter becomes as follows:
- •The counter stops counting, and the reload register's contents are reloaded into the counter.
 - •The TAiout pin's output level becomes "L."
 - •The timer Ai interrupt request bit is set to "1."
- 2. A one-shot pulse is output synchronously with an internally generated count source. Accordingly, when selecting an external trigger, there will be a delay equivalent to one cycle of the count source at maximum, in a period from when a trigger is input to the TAi_N pin until a one-shot pulse is output.

Fig. 7.5.6 Output delay in one-shot pulse output



- 3. When the timer's operating mode has been set by one of the following procedures, the timer Ai interrupt request bit will be set to "1."
 - •When the one-shot pulse mode is selected after reset
 - •When the operating mode is switched from the timer mode to the one-shot pulse mode
 - •When the operating mode is switched from the event counter mode to the one-shot pulse mode

Accordingly, when using a timer Ai interrupt (interrupt request bit), be sure to clear the timer Ai interrupt request bit to "0" after the above setting.

7.6 Pulse width modulation (PWM) mode

7.6 Pulse width modulation (PWM) mode

In this mode, the timer continuously outputs pulses which have an arbitrary width. Table 7.6.1 lists the specifications of the PWM mode. Figure 7.6.1 shows the structure of the timer Ai register, and Figure 7.6.2 shows the structure of timer Ai mode register in the PWM mode.

Item	Specifications
Count source fi	f1, f2, f16, f64, f512, Or f4096
Count operation	• Countdown (operating as an 8-bit or 16-bit pulse width modulator)
	• Reload register's contents are reloaded at rising edge of PWM pulse,
	and counting continues.
	• A trigger generated during counting does not affect the counting.
PWM period/"H" level width	<16-bit pulse width modulator>
	Period = $\frac{(2^{16}-1)}{f_i}$ [s] "H" level width = $\frac{n}{f_i}$ [s]
	<pre><8-bit pulse width modulator> Period = $\frac{(m+1)(2^8-1)}{f_i}$ [s] m:Timer Ai register's low-order 8 bits' set value "H" level width = $\frac{n(m+1)}{f_i}$ [s] n : Timer Ai register's high-order 8 bits' set value</pre>
Count start condition	• When a trigger is generated. (Note)
	 Internal or external trigger can be selected by software.
Count stop condition	When the count start bit is cleared to "0."
Interrupt request occurrence timing	At falling edge of PWM pulse
TAin pin's function	Programmable I/O port pin or trigger input pin
TAiout pin's function	PWM pulse output
Read from timer Ai register	An undefined value is read out.
Write to timer Ai register	While counting is stopped
	When a value is written to the timer Ai register, it is written to both
	of the reload register and counter.
	 While counting is in progress
	When a value is written to the timer Ai register, it is written only to
	the reload register. (Transferred to the counter at the next reload
	time.)

Table 7.6.1	Specifications	of	PWM	mode
10010 11011	opeenieanene	•		

Note: The trigger is generated with the count start bit = "1."

7-38

7.6 Pulse width modulation (PWM) mode

		Timer A0 register (Addresses 4716, 4616)Timer A5 register (Addresses C716, C616Timer A1 register (Addresses 4916, 4816)Timer A6 register (Addresses C916, C816				
	A2 register (Addresses 4B ₁₆ , 4A ₁₆) Timer A7 register (Add		,			
	A3 register (Addresses 4D ₁₆ , 4C ₁₆) Timer A8 register (Add					
l imer A	A4 register (Addresses 4F ₁₆ , 4E ₁₆) Timer A9 register (Add	Iresses CF16, CE	1 6)			
	(b15)	(b8)		6		
	b7	b0 b7		b		
Bit	Function		At reset	R/W		
15 to 0	Any value in the range from "000016" to "FFFE16" can be set. Assuming that the set value = n, the "H" level width of the PWM pulse from the TAiour pin is expressed as follows : $\frac{n}{f_i}$	e which is output	Undefined	WO		
	(PWM pulse period = $\frac{2^{16}-1}{f_i}$)					
Note: Use Writ <when< th=""><th>ncy of count source e the MOVM or STA(STAD) instruction for writing to this register. ting to this register must be performed in a unit of 16 bits. operating as an 8-bit pulse width modulator> A0 register (Addresses 47₁₆, 46₁₆) Timer A5 register (Add</th><th></th><th>•</th><th></th></when<>	ncy of count source e the MOVM or STA(STAD) instruction for writing to this register. ting to this register must be performed in a unit of 16 bits. operating as an 8-bit pulse width modulator> A0 register (Addresses 47 ₁₆ , 46 ₁₆) Timer A5 register (Add		•			
Note: Use Writ <when Timer A Timer A Timer A Timer A</when 	e the MOVM or STA(STAD) instruction for writing to this register. ting to this register must be performed in a unit of 16 bits. operating as an 8-bit pulse width modulator>	dresses C9 ₁₆ , C8 dresses CB ₁₆ , C/ dresses CD ₁₆ , C/	B16) A16) C16)			
Note: Use Writ <when Timer A Timer A Timer A Timer A</when 	e the MOVM or STA(STAD) instruction for writing to this register. ting to this register must be performed in a unit of 16 bits. operating as an 8-bit pulse width modulator> A0 register (Addresses 47 ₁₆ , 46 ₁₆) A1 register (Addresses 49 ₁₆ , 48 ₁₆) A2 register (Addresses 4B ₁₆ , 4A ₁₆) A3 register (Addresses 4D ₁₆ , 4C ₁₆) A4 register (Addresses 4F ₁₆ , 4E ₁₆) Timer A9 register (Addresses 4F ₁₆ , 4E ₁₆) Timer A9 register (Addresses 4F ₁₆ , 4E ₁₆)	dresses C9 ₁₆ , C8 dresses CB ₁₆ , C/ dresses CD ₁₆ , C/ dresses CF ₁₆ , CP (b8)	B16) A16) C16)			
Note: Use Writ <when Timer A Timer A Timer A Timer A</when 	e the MOVM or STA(STAD) instruction for writing to this register. ting to this register must be performed in a unit of 16 bits. operating as an 8-bit pulse width modulator> A0 register (Addresses 47 ₁₆ , 46 ₁₆) A1 register (Addresses 49 ₁₆ , 48 ₁₆) A2 register (Addresses 4B ₁₆ , 4A ₁₆) A3 register (Addresses 4D ₁₆ , 4C ₁₆) A4 register (Addresses 4F ₁₆ , 4E ₁₆) Timer A9 register (Addresses 4F ₁₆ , 4E ₁₆) Timer A9 register (Addresses 4F ₁₆ , 4E ₁₆)	dresses C9 ₁₆ , C8 dresses CB ₁₆ , C/ dresses CD ₁₆ , C/ dresses CF ₁₆ , CP (b8)	B16) A16) C16)	R/M		
Note: Use Writ <when Timer A Timer A Timer A Timer A</when 	e the MOVM or STA(STAD) instruction for writing to this register. ting to this register must be performed in a unit of 16 bits. operating as an 8-bit pulse width modulator> A0 register (Addresses 47 ₁₆ , 46 ₁₆) A1 register (Addresses 49 ₁₆ , 48 ₁₆) A2 register (Addresses 4B ₁₆ , 4A ₁₆) A3 register (Addresses 4D ₁₆ , 4C ₁₆) A4 register (Addresses 4F ₁₆ , 4E ₁₆) Timer A9 register (Addresses 4F ₁₆ , 4E ₁₆) Timer A9 register (Addresses 4F ₁₆ , 4E ₁₆)	dresses C9 ₁₆ , C8 dresses CB ₁₆ , C/ dresses CD ₁₆ , C/ dresses CF ₁₆ , CP (b8) b0 b7	316) A16) C16) E16)			
Note: Use Writ <when Timer A Timer A Timer A Timer A Timer A</when 	e the MOVM or STA(STAD) instruction for writing to this register. ting to this register must be performed in a unit of 16 bits. operating as an 8-bit pulse width modulator> A0 register (Addresses 47 ₁₆ , 46 ₁₆) A1 register (Addresses 49 ₁₆ , 48 ₁₆) A2 register (Addresses 49 ₁₆ , 4A ₁₆) A3 register (Addresses 4D ₁₆ , 4C ₁₆) A4 register (Addresses 4F ₁₆ , 4E ₁₆) Timer A8 register (Addresses 4F ₁₆ , 4E ₁₆) Function Any value in the range from "00 ₁₆ " to "FF ₁₆ " can be set. Assuming that the set value = m, the period of the PWM pulse which is TAiourr pin is expressed as follows: $(m + 1) (2^{e} - 1)$	dresses C9 ₁₆ , C8 dresses CB ₁₆ , C/ dresses CD ₁₆ , C0 dresses CF ₁₆ , CP (b8) b0 b7	B16) A16) C16) E16) At reset	R/W		

7.6 Pulse width modulation (PWM) mode


Timer Ai mode register (i = 0 to 4) (Addresses 56_{16} to $5A_{16}$) Timer Ai mode register (i = 5 to 9) (Addresses $D6_{16}$ to DA_{16})

			1	1
Bit	Bit name	Function	At reset	R/V
0	Operating mode select bits	b1 b0 1 1 : PWM mode	0	RW
1	-		0	RW
2	Fix this bit to "1" in PWM mode.		0	RW
3	Trigger select bits	b4 b3 0 0 : 0 1 : (TAin pin functions as a programmable I/O	0	RW
4	-	 port pin.) 1 0 : Falling edge of TAin pin's input signal 1 1 : Rising edge of TAin pin's input signal 	0	RW
5	16/8-bit PWM mode select bit	0 : 16-bit pulse width modulator 1 : 8-bit pulse width modulator	0	RW
6	Count source select bits	See Table 7.2.3.	0	RW
7			0	RW


Fig. 7.6.2 Structures of timer Ai mode register in PWM mode

7.6.1 Setting for PWM mode

Figures 7.6.3 and 7.6.4 show an initial setting example for registers relevant to the PWM mode. Note that when using interrupts, set up to enable the interrupts. For details, refer to "CHAPTER 6. INTERRUPTS."



7.6 Pulse width modulation (PWM) mode



7.6.2 Trigger

When a trigger is generated, the TAiour pin starts to output PWM pulses. An internal or an external trigger can be selected as that trigger.

An internal trigger is selected when the trigger select bits (bits 4 and 3 at addresses 56_{16} to $5A_{16}$, $D6_{16}$ to DA_{16}) are " 00_2 " or " 01_2 "; an external trigger is selected when these bits are " 10_2 " or " 11_2 ."

A trigger generated during PWM pulse output is invalid, and it does not affect the pulse output operation.

(1) When selecting internal trigger

A trigger is generated when "1" is written to the count start bit (addresses 40₁₆, 41₁₆).

(2) When selecting external trigger

A trigger is generated at the falling edge of the TAi_{IN} pin's input signal when bit 3 at addresses 56₁₆ to 5A₁₆, D6₁₆ to DA₁₆ is "0," or at its rising edge when bit 3 is "1." <u>However, the trigger input is acceptableonly when the count start bit is "1."</u>

When using an external trigger, set the port P6, port P2, and port P4 direction registers' bits which correspond to the TAi_{IN} pins for the input mode.

7.6 Pulse width modulation (PWM) mode

7.6.3 Operation in PWM mode

- ① When the PWM mode is selected with the operating mode select bits, the TAiout pin outputs "L" level.
- ^② When a trigger is generated, the counter (pulse width modulator) starts counting and the TAiou⊤ pin outputs a PWM pulse (**Notes 1 and 2**).
- ③ The timer Ai interrupt request bit is set to "1" each time the PWM pulse level goes from "H" to "L." The interrupt request bit remains set to "1" until the interrupt request is accepted or until the interrupt request bit is cleared to "0" by software.
- ④ Each time a PWM pulse has been output for one period, the reload register's contents are reloaded and the counter continues counting.

The following explains operations of the pulse width modulator.

(1) 16-bit pulse width modulator

When the 16/8-bit PWM mode select bit is cleared to "0," the counter operates as a 16-bit pulse width modulator. Figures 7.6.5 and 7.6.6 show operation examples of the 16-bit pulse width modulator.

(2) 8-bit pulse width modulator

When the 16/8-bit PWM mode select bit is set to "1," the counter is divided into 8-bit halves. Then, the high-order 8 bits operate as an 8-bit pulse width modulator, and the low-order 8 bits operate as an 8-bit prescaler. Figures 7.6.7 and 7.6.8 show operation examples of the 8-bit pulse width modulator.

- **Notes 1:** If a value "000016" is set into the timer Ai register when the counter operates as a 16-bit pulse width modulator, the pulse width modulator does not operate and the output from the TAiouT pin remains "L" level. The timer Ai interrupt request does not occur. Similarly, if a value "0016" is set into the high-order 8 bits of the timer Ai register when the counter operates as an 8-bit pulse width modulator, the same is performed.
 - 2: When the counter operates as an 8-bit pulse width modulator, after a trigger is generated, the TAiouT pin outputs "L" level for a period of (1 / fi) X (m + 1) X (n + 1). After that, the PWM pulse output will start.

7.6 Pulse width modulation (PWM) mode





Fig. 7.6.5 Operation example of 16-bit pulse width modulator



7905 Group User's Manual Rev.1.0

7.6 Pulse width modulation (PWM) mode





Fig. 7.6.7 Operation example of 8-bit pulse width modulator



[Precautions for pulse width modulation (PWM) mode]

[Precautions for pulse width modulation (PWM) mode]

- 1. If the count start bit is cleared to "0" during PWM pulse output, the counter stops counting. If the TAiour pin outputs "H" level at that time, the output level will become "L" and the timer Ai interrupt request bit will be set to "1." When the TAiour pin outputs "L" level at that time, the output level will not change and no timer Ai interrupt request will occur.
- 2. When the timer's operating mode is set by one of the following procedures, the timer Ai interrupt request bit is set to "1."
 - •When the PWM mode is selected after reset
 - ullet When the operating mode is switched from the timer mode to the PWM mode
 - •When the operating mode is switched from the event counter mode to the PWM mode

Accordingly, when using a timer Ai interrupt (interrupt request bit), be sure to clear the timer Ai interrupt request bit to "0" after the above setting.



8.1 Overview
8.2 Block description
8.3 Timer mode
[Precautions for timer mode]
8.4 Event counter mode
[Precautions for event counter mode]
8.5 Pulse period/Pulse width measurement mode
[Precautions for pulse period/pulse width measurement mode]

8.1 Overview, 8.2 Block description

8.1 Overview

Timer B consists of three counters (timers B0 to B2) each equipped with a 16-bit reload function. Timers B0 to B2 have identical functions and operate independently of one other. Timer Bi (i = 0 to 2) has three operating modes listed below.

(1) Timer mode

The timer counts an internally generated count source.

(2) Event counter mode

The timer counts an external signal.


(3) Pulse period/Pulse width measurement mode

The timer measures an external signal's pulse period or pulse width. In this mode, the following count types are available:

- · Count clear type
- Free-run type

8.2 Block description

Figure 8.2.1 shows the block diagram of timer B. Explanation of registers relevant to timer B is described below.



7905 Group User's Manual Rev.1.0

Fig. 8.2.1 Block diagram of timer B

8.2.1 Counter and Reload register (timer Bi register)

Each of timer Bi counter and reload register consists of 16 bits and has the following functions.

(1) Functions in timer mode and event counter mode

Countdown in the counter is performed each time the count source is input. The reload register is used to store the initial value of the counter. When a counter underflow occurs, the reload register's contents are reloaded into the counter.

A value is set to the counter and reload register by writing the value to the timer Bi register.

Table 8.2.1 lists the memory assignment of the timer Bi register.

The value written into the timer Bi register while counting is not in progress is set to the counter and reload register. The value written into the timer Bi register while counting is in progress is set only to the reload register. In this case, the reload register's updated contents are transferred to the counter at the next underflow. The counter value is read out by reading out the timer Bi register.

Note: When reading from or writing to the timer Bi register, perform it in a unit of 16 bits. For more information about the value obtained by reading the timer Bi register, refer to sections "[Precautions for timer mode]" and "[Precautions for event counter mode]."

(2) Functions in pulse period/pulse width measurement mode

Countup in the counter is performed each time the count source is input. The reload register is used to retain the pulse period or pulse width measurement result. When a valid edge is input to the TBi_{IN} pin, the counter value is transferred to the reload register. In this mode, the value obtained by reading the timer Bi register is the reload register's contents, so that the measurement result is obtained.

By using the count-type select bit (bit 4 at addresses $5B_{16}$ to $5D_{16}$), the count type can be selected from the counter clear type and free-run type.

The operation of the counter after the counter value is transferred to the reload register is as follows;

• In the case of the counter clear type, the counter value becomes "000016"; and counting continues.

• In the case of the free-run type, the counter value does not become "000016"; and counting continues with this counter value kept.

Note: When reading from the timer Bi register, perform it in a unit of 16 bits.

Table	8.2.1	Memo	ory assi	gnm	ent	of	timer	Bi re	gister	s
										_

Timer Bi register	High-order byte	Low-order byte
Timer B0 register	Address 5116	Address 5016
Timer B1 register	Address 5316	Address 5216
Timer B2 register	Address 5516	Address 5416

Note: At reset, the contents of the timer Bi register are undefined.

8.2 Block description

8.2.2 Count start register

This register is used to start and stop counting. One bit of this register corresponds to one timer. (This is the one-to-one relationship.) Figure 8.2.2 shows the structure of the count start register 0.

ount	start register 0 (Address 4016)				
Bit	Bit name		Function	At reset	R/W
0	Timer A0 count start bit	0 : Stop counting		0	RW
1	Timer A1 count start bit	1 : Start counting		0	RW
2	Timer A2 count start bit	1		0	RW
3	Timer A3 count start bit	1		0	RW
4	Timer A4 count start bit	1		0	RW
5	Timer B0 count start bit	1		0	RW
6	Timer B1 count start bit			0	RW
7	Timer B2 count start bit	-		0	RW

Fig. 8.2.2 Structure of count start register 0

8.2.3 Timer Bi mode register

Figure 8.2.3 shows the structure of the timer Bi mode register. The operating mode select bits are used to select the operating mode of timer Bi. Bits 2 to 7 have different functions according to the operating mode. These bits are described in the paragraph of each operating mode.

mer	Bi mode register (i = 0 to 2) (Ad	dresses 5B ₁₆ to 5D ₁₆)		
Bit	Bit name	Function	At reset	R/W
0	Operating mode select bits	0 0 : Timer mode 0 1 : Event counter mode	0	RW
1		1 0 : Pulse period/Pulse width measurement mode 1 1 : Do not select.	0	RW
2	These bits have different function	ns according to the operating mode.	0	RW
3			0	RW
4	-		0	RW
5			Undefined	RO (Note)
6			0	RW
7			0	RW

Fig. 8.2.3 Structure of timer Bi mode register

8.2.4 Timer Bi interrupt control register

Figure 8.2.4 shows the structure of the timer Bi interrupt control register. For details about interrupts, refer to "CHAPTER 6. INTERRUPTS."

	Bi interrupt control register (i = 0			<u> </u>
Bit	Bit name	Function	At reset	R/W
0	Interrupt priority level select bits	^{b2 b1 b0} 0 0 0 : Level 0 (Interrupt disabled) 0 0 1 : Level 1	0	RW
1		0 1 0 : Level 2 0 1 1 : Level 3 1 0 0 : Level 4	0	RW
2		1 0 1 : Level 5 1 1 0 : Level 6 1 1 1 : Level 7	0	RW
3	Interrupt request bit	0 : No interrupt requested 1 : Interrupt requested	0	RW (Note)
7 to 4	Nothing is assigned.		Undefined	_

Fig. 8.2.4 Structure of timer Bi interrupt control register

(1) Interrupt priority level select bits (bits 2 to 0)

These bits are used to select a timer Bi interrupt's priority level. When using timer Bi interrupts, select the priority level from levels 1 through 7. When a timer Bi interrupt request occurs, its priority level is compared with the processor interrupt priority level (IPL), so that the requested interrupt is enabled only when its priority level is higher than the IPL. (However, this applies when the interrupt disable bit (I) = "0.") To disable timer Bi interrupts, set these bits to "000₂" (level 0).

(2) Interrupt request bit (bit 3)

This bit is set to "1" when a timer Bi interrupt request occurs. This bit is automatically cleared to "0" when the timer Bi interrupt request is accepted. This bit can be set to "1" or cleared to "0" by software.

8.2 Block description

8.2.5 Port P2 direction register, Port P5 direction register

The input pins of timer Bi are multiplexed with port P5 pins. By using the TB0_{IN}/TB1_{IN}/TB2_{IN} pin select bit (see Figure 8.2.5.), pin TB0_{IN}/TB1_{IN}/TB2_{IN} can be allocated to the corresponding port P2 pin.

When using pins $P5_5(P2_4)/TB0_{IN}$, $P5_6(P2_5)/TB1_{IN}$, $P5_7(P2_6)/TB2_{IN}$ as timer Bi's input pins, be sure to clear the corresponding bits of the port direction register, which is multiplexed, to "0" in order to set these pins to the input mode. (See Figure 8.2.6.)

Port P2	pin function control regist	er (Address AE16)	0	
Bit	Bit name	Function	At reset	R/W
0	Pin TB0 _™ select bit	0 : Allocate pin TB0 _{IN} to P5₅. 1 : Allocate pin TB0 _{IN} to P2₄.	0	RW
1	Pin TB1⊪ select bit	0 : Allocate pin TB1 _{IN} to P5₀. 1 : Allocate pin TB1 _{IN} to P2₅.	0	RW
2	Pin TB2 _{IN} select bit	0 : Allocate pin TB2 _{IN} to P5 ₇ . 1 : Allocate pin TB2 _{IN} to P2 ₆ .	0	RW
6 to 3	Nothing is assigned.		Undefined	
7	Fix this bit to "0."		0	RW

Fig. 8.2.5 Structure of port P2 pin function control register

8.2 Block description

Bit	Corres	sponding pir	ו	Functions			At res	et R/W
0	Nothing is assig	gned.					Undefin	ed –
1	Pin INT ₁			0 : Input mode			0	RW
2		:G1		1 : Output mode	1 : Output mode		0	RW
3						0	RW	
4	Nothing is assigned.						Undefin	ed –
5	Pin TB0ıℕ (Pin Ī	NT ₅ /IDW)	(Note 1)				0	RW
6	Pin TB1ı (Pin Ī	NT ₆ /IDV)	(Note 2)	 1 : Output mode When using this pin as timer B 	i's input pir	,	0	RW
7	Pin TB2ı₀ (Pin Ī	NT7/IDU)	(Note 3)				0	RW
lotes 1 2 3 4	: This applies when t : This applies when t : This applies when t	the TB0⊪ pin the TB1⊪ pin the TB2⊪ pin /O pins of othe	select bit (b select bit (b er internal p	it 0 at address AE ₁₆) = 0. it 1 at address AE ₁₆) = 0. it 2 at address AE ₁₆) = 0. eripheral devices, which are multiplexed			01	·
lotes 1 2 3 4	: This applies when t : This applies when t : This applies when t : The pins in () are l 2 direction regist	the TB0⊪ pin the TB1⊪ pin the TB2⊪ pin /O pins of othe	select bit (b select bit (b er internal p	tit 1 at address $AE_{16} = 0$. tit 2 at address $AE_{16} = 0$.		b5 l	01	b2_b1
lotes 1 2 3 4 Port P	: This applies when t : This applies when t : This applies when t : The pins in () are l 2 direction regist	the TB0 _{IN} pin the TB1 _{IN} pin the TB2 _{IN} pin /O pins of othe ter (Addres	select bit (b select bit (b er internal p SS 8 ₁₆)	bit 1 at address AE ₁₆) = 0. bit 2 at address AE ₁₆) = 0. beripheral devices, which are multiplexed Functions		b5 l	b4 b3	b2_b1
Port P	2 direction regist	the TB0 _{IN} pin the TB1 _{IN} pin the TB2 _{IN} pin /O pins of othe ter (Addres	select bit (b select bit (b er internal p SS 8 ₁₆)	bit 1 at address AE ₁₆) = 0. bit 2 at address AE ₁₆) = 0. beripheral devices, which are multiplexed		b5 l	b4 b3 At res	b2 b1
Port P Bit	2 direction regist Correspor Pin TA4out	the TB0 _{IN} pin the TB1 _{IN} pin the TB2 _{IN} pin /O pins of othe ter (Addres	select bit (b select bit (b er internal p SS 8 ₁₆) 0 : 1 :	bit 1 at address AE ₁₆) = 0. bit 2 at address AE ₁₆) = 0. beripheral devices, which are multiplexed Functions Elnput mode Output mode	b7 b6	b5 I	b4 b3 At res	b2 b1 et R/W
Port P Bit 0	2 direction regist Pin TA4 _{0V} Pin TA4 _{0V}	the TB0 _{IN} pin the TB1 _{IN} pin the TB2 _{IN} pin /O pins of othe ter (Addres	select bit (b select bit (b er internal p ss 8 ₁₆) 0 : 1 : Vi	bit 1 at address AE ₁₆) = 0. bit 2 at address AE ₁₆) = 0. beripheral devices, which are multiplexed Functions Input mode Output mode hen using this pin as timer Bi's input	b7 b6	b5 I	At res	b2 b1 et R/W RW RW RW
lotes 1 2 3 4 Port P Bit 0 1 2	 This applies when t This applies when t This applies when t This applies when t The pins in () are <i>l</i> 2 direction regist Correspond Pin TA4_{IN} Pin TA9_{OUT} 	the TB0 _{IN} pin the TB1 _{IN} pin the TB2 _{IN} pin /O pins of othe ter (Addres	select bit (b select bit (b er internal p ss 8 ₁₆) 0 : 1 : Wi to	bit 1 at address AE ₁₆) = 0. bit 2 at address AE ₁₆) = 0. beripheral devices, which are multiplexed Functions Elnput mode Output mode	b7 b6	b5 I	b4 b3 At res 0 0	b2 b1 et R/W RW RW RW RW
Port P Bit 2 3 4 Port P 1 2 3	2 direction regist Pin TA4 _{IN} Pin TA9 _{IN}	the TB0 _{IN} pin i the TB1 _{IN} pin i the TB1 _{IN} pin the TB2 _{IN} pin /O pins of othe ter (Addres	select bit (b select bit (b er internal p () (bit 1 at address AE ₁₆) = 0. bit 2 at address AE ₁₆) = 0. beripheral devices, which are multiplexed Functions Input mode Output mode hen using this pin as timer Bi's input	b7 b6	b5 I	b4 b3 b4 b3 At res 0 0 0 0 0 0 0	b2 b1 et R/W RW RW RW RW RW
Port P Bit 0 1 2 3 4	 This applies when t This applies when t This applies when t This applies when t The pins in () are <i>b</i> 2 direction regist Correspond Pin TA4_{IN} Pin TA9_{IN} Pin TA9_{IN} Pin TB0_{IN} 	the TB0IN pin the TB1IN pin the TB1IN pin the TB2IN pin /O pins of othe ter (Address ponding pin	select bit (b select bit (b er internal p () () () () () () () () () () () () ()	bit 1 at address AE ₁₆) = 0. bit 2 at address AE ₁₆) = 0. beripheral devices, which are multiplexed Functions Input mode Output mode hen using this pin as timer Bi's input	b7 b6	b5 I	b4 b3 At res 0 0 0 0	b2 b1 et R/W RW

Fig. 8.2.6 Relationship between port P5 direction register, port P2 direction register, and timer Bi's input pins

8.2.6 Count source (in timer mode and pulse period/pulse width measurement mode)

In the timer mode and pulse period/pulse width measurement mode, the count source select bits (bits 6 and 7 at addresses $5B_{16}$ to $5D_{16}$) are used to select the count source (f₂, f₁₆, f₆₄, or f₅₁₂). (See Figures 8.3.1 and 8.5.1.)

8.3 Timer mode

8.3 Timer mode

In this mode, the timer counts an internally generated count source. Table 8.3.1 lists the specifications of the timer mode. Figure 8.3.1 shows the structures of the timer Bi register and timer Bi mode register in the timer mode.

Item	Specifications
Count source fi	f2, f16, f64, Or f512
Count operation	•Countdown
	•When a counter underflow occurs, reload register's contents are re-
	loaded, and counting continues.
Division ratio	$\frac{1}{(n + 1)}$ n: Timer Bi register's set value
Count start condition	When the count start bit is set to "1."
Count stop condition	When the count start bit is cleared to "0."
Interrupt request occurrence timing	When a counter underflow occurs.
TBin pin's function	Programmable I/O port pin
Read from timer Bi register	Counter value can be read out.
Write to timer Bi register	While counting is stopped
	When a value is written to the timer Bi register, it is written to both
	of the reload register and counter.
	 While counting is in progress
	When a value is written to the timer Bi register, it is written only to the
	reload register. (Transferred to the counter at the next reload timing.)

Table 8.3.1 Specifications of timer mode

8.3 Timer mode

	31 register (Addresses 5316, 52 32 register (Addresses 5516, 54	,			
Bit		Function		At reset	R/W
15 to 0		he counter divides the count source	e frequency by (n + 1)	Undefined	RW
Note: Re	ading from or writing to this register mu	ist be performed in a unit of 16 bits.			
			b7 b6 b5	b4 b3 b2	2 b1 b
Timer E	Bi mode register (i = 0 to 2) (Ac	dresses 5Bis to 5Dis)		lvlvlv	
					0 0
Bit	Bit name	Function		At reset	R/W
		,	^		
Bit	Bit name	Function	<u> </u>	At reset	R/W
Bit 0	Bit name	Function 0 0 : Timer mode		At reset	R/W RW
Bit 0 1	Bit name Operating mode select bits	Function 0 0 : Timer mode	X	At reset	R/W RW RW
Bit 0 1 2	Bit name Operating mode select bits	Function 0 0 : Timer mode		At reset 0 0 0 0	R/W RW RW RW
Bit 0 1 2 3	Bit name Operating mode select bits These bits are invalid in timer m	Function 0 0 : Timer mode		At reset 0 0 0 0	R/W RW RW RW
Bit 0 1 2 3 4	Bit name Operating mode select bits These bits are invalid in timer m	Function 0 0 : Timer mode		At reset 0 0 0 0 0 0	R/W RW RW RW RW


Fig. 8.3.1 Structures of timer Bi register and timer Bi mode register in timer mode

8.3 Timer mode

8.3.1 Setting for timer mode

Figure 8.3.2 shows an initial setting example for registers relevant to the timer mode.

Note that when using interrupts, set up registers to enable the interrupts. For details, refer to **"CHAPTER 6. INTERRUPTS."**



8.3.2 Operation in timer mode

- ① When the count start bit is set to "1," the counter starts counting of the count source.
- ^② When a counter underflow occurs, the reload register's contents are reloaded and counting continues.
- ③ The timer Bi interrupt request bit is set to "1" at the counter underflow in ②. The interrupt request bit remains set to "1" until the interrupt request is accepted or until the interrupt request bit is cleared to "0" by software.




Figure 8.3.3 shows an example of operation in the timer mode.

Fig. 8.3.3 Example of operation in timer mode

[Precautions for timer mode]

[Precautions for timer mode]

While counting is in progress, by reading the timer Bi register, the counter value can be read out at arbitrary timing. However, if the timer Bi register is read at the reload timing shown in Figure 8.3.4, the value "FFFF₁₆" is read out. If reading is performed in the period from when a value is set into the timer Bi register with the counter stopped until the counter starts counting, the set value is correctly read out.




Fig. 8.3.4 Reading timer Bi register

8.4 Event counter mode

In this mode, the timer counts an external signal. Table 8.4.1 lists the specifications of the event counter mode. Figure 8.4.1 shows the structures of the timer Bi register and the timer Bi mode register in the event counter mode.

Item	Specifications
Count source	•External signal input to the TBin pin, or fX32 (Note 1)
	•The count source's valid edge can be selected from the falling edge,
	the rising edge, and both of the falling and rising edges by software.
Count operation	•Countdown
	•When a counter underflow occurs, reload register's contents are
	reloaded, and counting continues.
Division ratio	$\frac{1}{(n + 1)}$ n: Timer Bi register's set value
Count start condition	When the count start bit is set to "1."
Count stop condition	When the count start bit is cleared to "0."
Interrupt request occurrence timing	When the counter underflow occurs.
TBi _{IN} pin's function	Count source input pin (Note 2)
Read from timer Bi register	Counter value can be read out.
Write to timer Bi register	While counting is stopped
	When a value is written to the timer Bi register, it is written to both
	of the reload register and counter.
	 While counting is in progress
	When a value is written to the timer Bi register, it is written only to the
	reload register. (Transferred to the counter at the next reload timing.)

Table 8.4.1 Specifications of event counter mode

Notes 1: Only for timer B2, fX_{32} can be selected.

2: When fX₃₂ is selected as the count source in timer B2, the TB2_{IN} pin can be used as a programmable I/O port pin or as I/O pins of other internal peripheral devices, which are multiplexed.

8.4 Event counter mode

	31 register (Addresses 53 ₁₆ , 52 32 register (Addresses 55 ₁₆ , 54		1			
Bit		Function		At reset	R/W	
15 to 0	Any value in the range from " 0000_{16} " to "FFFF ₁₆ " can be set. Assuming that the set value = n, the counter divides the count source frequency by (n + 1). When reading, the register indicates the counter value.					
Timer I	Bi mode register (i = 0 to 2) (Ad	ddresses 5B16 to 5D16)	b7 b6 b5 X X X		2 b1 l 0	
				1. 1		
Bit	Bit name	Function		At reset	R/W	
Bit 0	Bit name Operating mode select bits	Function b1 b0 0 1 : Event counter mode		At reset 0		
		b1 b0			RW	
0		 b1 b0 0 1 : Event counter mode b3 b2 0 0 : Count at falling edge of exter 0 1 : Count at rising edge of exter 	rnal signal	0	RW	
0	Operating mode select bits	^{b1 b0} 0 1 : Event counter mode ^{b3 b2} 0 0 : Count at falling edge of exte	rnal signal	0	RW RW RW	
0 1 2	Operating mode select bits	 b1 b0 0 1 : Event counter mode b3 b2 0 0 : Count at falling edge of exte 0 1 : Count at rising edge of exte 1 0 : Count at both falling and risin signal 1 1 : Do not select. 	rnal signal Ig edges of external	0 0 0	RW RW RW	
0 1 2 3	Operating mode select bits Count polarity select bits This bit is invalid in event count	 b1 b0 0 1 : Event counter mode b3 b2 0 0 : Count at falling edge of exte 0 1 : Count at rising edge of exte 1 0 : Count at both falling and risin signal 1 1 : Do not select. 	rnal signal og edges of external (Note)	0 0 0 0	R/M RW RW RW RW	
0 1 2 3 4	Operating mode select bits Count polarity select bits This bit is invalid in event count	 b1 b0 0 1 : Event counter mode b3 b2 0 0 : Count at falling edge of exte 0 1 : Count at rising edge of exte 1 0 : Count at both falling and risin signal 1 1 : Do not select. er mode. er mode; its value is undefined at re 	rnal signal og edges of external (Note)	0 0 0 0	RW RW RW	

Fig. 8.4.1 Structures of timer Bi register and timer Bi mode register in event counter mode

8.4.1 Count source

For timer B2 in the event counter mode, a count source (an external signal into the TB2_{IN} pin, or fX₃₂) can be selected by using the timer B2 clock source select bit. (See Figure 8.4.2.) Timers B0 and B1 count the external signals input to the TB0IN and TB1IN pins, respectively.

When fX₃₂ is selected as the count source, the TB2_{IN} pin serves as a programmable I/O port pin or as I/ O pins of other internal peripheral devices, which are multiplexed.

	ar function select register 1 (Add	dress 6316)	0 0	
Bit	Bit name	Function	At reset	
0	STP-instruction-execution status bit	0 : Normal operation. 1 : During execution of STP instruction	(Note 1)	RW (Note :
1	WIT-instruction-execution status bit	0 : Normal operation. 1 : During execution of WIT instruction	(Note 1)	RW (Note
2	Fix this bit to "0."		0	RW
3	System clock stop select bit at WIT (Note 3)	0 : In the wait mode, system clock f_{sys} is active. 1 : In the wait mode, system clock f_{sys} is inactive.	0	RW
4	Fix this bit to "0."		0	RW
5	The value is "0" at reading.		0	
6	Timer B2 clock source select bit (Valid in event counter mode.) (Note 4)	0 : External signal input to the TB2 _{IN} pin is counted. 1 : fX₃₂ is counted.	0	RW
7	The value is "0" at reading.		0	_

2: Even when "1" is written, the bit status will not change.

3: Setting this bit to "1" must be performed just before execution of the WIT instruction. Also, after the wait state is terminated, this bit must be cleared to "0" immediately.


4: When using timer B2 in the pulse period/pulse width measurement mode, be sure to clear this bit to "0."

Fig. 8.4.2 Structure of particular function select register 1

8.4 Event counter mode

8.4.2 Setting for event counter mode

Figure 8.4.3 shows an initial setting example for registers relevant to the event counter mode. Note that when using interrupts, set up to enable the interrupts. For details, refer to section **"CHAPTER 6. INTERRUPTS."**



8.4.3 Operation in event counter mode

- ① When the count start bit is set to "1," the counter starts counting of the count source.
- [®] When a counter underflow occurs, the reload register's contents are reloaded, and counting continues.
- ③ The timer Bi interrupt request bit is set to "1" at the counter underflow in ②. The interrupt request bit remains set to "1" until the interrupt request is accepted or until the interrupt request bit is cleared to "0" by software.




Figure 8.4.4 shows an example of operation in the event counter mode.

Fig. 8.4.4 Example of operation in event counter mode

[Precautions for event counter mode]

[Precautions for event counter mode]

While counting is in progress, by reading the timer Bi register, the counter value can be read out at arbitrary timing. However, if the timer Bi register is read at the reload timing shown in Figure 8.4.5, a value "FFFF16" is read out. If reading is performed in the period from when a value is set into the timer Bi register with the counter stopped until the counter starts counting, the set value is correctly read out.




Fig. 8.4.5 Reading timer Bi register

8.5 Pulse period/Pulse width measurement mode

In this mode, the timer measures an external signal's pulse period or pulse width. Tables 8.5.1 and 8.5.2 list the specifications of the pulse period/pulse width measurement mode. Figure 8.5.1 shows the structures of the timer Bi register and timer Bi mode register in the pulse period/pulse width measurement mode.

(1) Pulse period measurement

The timer measures the pulse period of the external signal that is input to the TBin pin.

(2) Pulse width measurement

The timer measures the pulse width ("L" level and "H" level widths) of the external signal that is input to the TBi_{IN} pin.

Item	Specifications	
Count source fi	f2, f16, f64, Or f512	
Count operation	Countup	
	• Counter value is transferred to the reload register at valid edge of	
	measurement pulse, and counting continues after clearing the counter	
	value to "000016."	
Count start condition	start condition When the count start bit is set to "1."	
Count stop condition	stop condition When the count start bit is cleared to "0."	
Interrupt request occurrence timing	When a valid edge of measurement pulse is input (Note 1).	
	• When a counter overflow occurs (The timer Bi overflow flag is set	
	to "1" simultaneously.)	
TBin pin's function	pin's function Measurement pulse input pin (Note 2)	
Read from timer Bi register	The value obtained by reading the timer Bi register is the reload	
	register's contents (Measurement result) (Note 3).	
Write to timer Bi register	Invalid	

Table 8.5.1 Specifications of pulse period/pulse width measurement mode (when counter clear type is selected)

Timer Bi overflow flag: This bit is used to identify the source of an interrupt request occurrence.

- Notes 1: No interrupt request occurs when the first valid edge is input after the counter starts counting.
 2: When using timer B2, make sure that the timer B2 clock source select bit (see Figure 8.4.2.) to "0."
 - **3:** The value read out from the timer Bi register is undefined in the period after the counter starts counting until the second valid edge is input.

8.5 Pulse period/Pulse width measurement mode

· · ·		
Item	Specifications	
Count source fi	f2, f16, f64, Or f512	
Count operation	Countup	
	• Counter value is transferred to the reload register at valid edge of	
	measurement pulse, and counting continues.	
	• When a counter overflow occurs, the timer Bi overflow flag is set to	
	"1," and counting continues after clearing the counter value to "000016."	
Count start condition	When the count start bit is set to "1."	
Count stop condition	When the count start bit is cleared to "0."	
Interrupt request occurrence timing	When a valid edge of measurement pulse is input (Note 1).	
TBi⊪ pin's function	Measurement pulse input pin (Note 2)	
Read from timer Bi register	The value obtained by reading the timer Bi register is the reload	
	register's contents (Measurement result) (Note 3).	
Write to timer Bi register	Invalid	

Table 8.5.2 Specifications of pulse period/pulse width measurement mode (when free-run type is selected)

Timer Bi overflow flag: This bit is used to identify the source of an interrupt request occurrence.

Notes 1: No interrupt request occurs when the first valid edge is input after the counter starts counting.
2: When using timer B2, make sure that the timer B2 clock source select bit (see Figure 8.4.2.) = "0."

3: The value read out from the timer Bi register is undefined in the period after the counter starts counting until the second valid edge is input.

8.5 Pulse period/Pulse width measurement mode

	31 register (Addresses 5316, 52 32 register (Addresses 5516, 54	•		b0
Bit	Function		At reset	R/W
15 to 0	The measurement result of pulse period or pulse width is read out.			RO
Timer E	Bi mode register (i = 0 to 2) (Ad	dresses 5B ₁₆ to 5D ₁₆)	<u>b4 b3 b2</u>	b1 b0
Bit	Bit name	Function	At reset	R/W
0	Operating mode select bits	1 0 : Pulse period/Pulse width measurement mode	0	RW
1	-		0	RW
2	Measurement mode select bits 0 0 : Pulse period measurement (Interval between falling edges of measurement pulse 0 1 : Pulse period measurement		0	RW
3		 (Interval between rising edges of measurement pulse) 1 0 : Pulse width measurement (Interval from a falling edge to a rising edge, and from a rising edge to a falling edge of measurement pulse) 1 1 : Do not select. 	0	RW
4	Count-type select bit	0 : Counter clear type 1 : Free-run type		RW
5	Timer Bi overflow flag (Note)	0 : No overflow 1 : Overflowed		RO
6	Count source select bits	b7 b6 0 0 : f2 0 1 : f16	0	RW
7		1 0 : f ₆₄	0	RW

Fig. 8.5.1 Structures of timer Bi register and timer Bi mode register in pulse period/pulse width measurement mode

8.5 Pulse period/Pulse width measurement mode

8.5.1 Setting for pulse period/pulse width measurement mode

Figure 8.5.2 shows an initial setting example for registers relevant to the pulse period/pulse width measurement mode.

Note that when using interrupts, set up to enable the interrupts. For details, refer to "CHAPTER 6. INTERRUPTS."




Fig. 8.5.2 Initial setting example for registers relevant to pulse period/pulse width measurement mode

8.5.2 Operation in pulse period/pulse width measurement mode

- When counter clear type is selected
 - ① When the count start bit is set to "1," the counter starts counting of the count source.
 - ② The counter value is transferred to the reload register when a valid edge of the measurement pulse is detected. (Refer to section "(1) Pulse period/Pulse width measurement.")
 - ③ The counter value is cleared to "000016" after the transfer in ②, and the counter continues counting.
 - ④ The timer Bi interrupt request bit is set to "1" when <u>the counter value is cleared to "0000₁₆" in ③ (Note)</u>. The interrupt request bit remains set to "1" until the interrupt request is accepted or until the interrupt request bit is cleared to "0" by software.

⑤ The timer repeats operations ② to ④ above.

Note: No timer Bi interrupt request occurs when the first valid edge is input after the counter starts counting.

When free-run type is selected

- ① When the count start bit is set to "1," the counter starts counting of the count source.
- ② The counter value is transferred to the reload register when a valid edge of the measurement pulse is detected. (Refer to section "(1) Pulse period/Pulse width measurement.")
- ③ The timer Bi interrupt request bit is set to "1" after the transfer in ② (Note). The interrupt request bit remains set to "1" until the interrupt request is accepted or until the interrupt request bit is cleared to "0" by software.

The counter continues counting with the counter value kept.

When a counter overflow occurs, the timer Bi overflow flag is set to "1," and counting continues after clearing the counter value to "0000₁₆." At this time, <u>the timer Bi interrupt request bit does not change</u>.
The timer repeats operations 2 to 4 above.

Note: No timer Bi interrupt request occurs when the first valid edge is input after the counter starts counting.

(1) Pulse period/pulse width measurement

The measurement mode select bits (bits 3 and 2 at addresses $5B_{16}$ and $5D_{16}$) specify whether the pulse period of an external signal is measured or its pulse width is done. Table 8.5.3 lists the relationship between the measurement mode select bits and the pulse period/pulse width measurements. Make sure that the measurement pulse interval from the falling edge to the rising edge, and vice versa are two cycles of the count source or more. Additionally, use software to identify whether the measurement result indicates the "H" level width or the "L" level width.

b3	b2	Pulse period/Pulse width measurement	Measurement interval (Valid edges)
0	0	Pulse period measurement	From falling edge to falling edge (Falling edges)
0	1		From rising edge to rising edge (Rising edges)
1	0	Pulse width measurement	From falling edge to rising edge, and vice versa
			(Falling and rising edges)

Table 8.5.3 Relationship between measurement mode select bits and pulse period/pulse width measurements

8.5 Pulse period/pulse width measurement mode

(2) Timer Bi overflow flag

When counter clear type is selected

A timer Bi interrupt request occurs when a measurement pulse's valid edge is input or when a counter overflow occurs. The timer Bi overflow flag is used to identify the source of the interrupt request occurrence, that is, whether it is an overflow occurrence or a valid edge input.

The timer Bi overflow flag is set to "1" at an overflow occurrence. Accordingly, the source of the interrupt request occurrence is identified by checking the timer Bi overflow flag in the interrupt routine. When a value is written to the timer Bi mode register after the next count timing of the count source with the count start bit = "1," the timer Bi overflow flag will be cleared to "0".

The timer Bi overflow flag is a read-only bit.

Use the timer Bi interrupt request bit to detect the overflow timing. Do not use the timer Bi overflow flag for this detection.

■ When free-run type is selected

The timer Bi overflow flag is set to "1" at an overflow occurrence. (At this time, no timer Bi interrupt request is generated.) Accordingly, whether a counter overflow occurs between valid edges is identified by checking the timer Bi overflow flag in the interrupt routine owing to a valid edge input. When a value is written to the timer Bi mode register after the next count timing of the count source with the count start bit = "1," the timer Bi overflow flag will be cleared to "0". The timer Bi overflow flag is a read-only bit.

Figure 8.5.3 shows the processing example of a timer Bi interrupt when a measurement pulse's valid edge is detected by the timer Bi interrupt request.





Fig. 8.5.3 Processing example of timer Bi interrupt when free-run count type is selected

8.5 Pulse period/pulse width measurement mode

Figures 8.5.4 and 8.5.5 show the operation examples during the pulse period measurement; Figures 8.5.6 and 8.5.7 show the operation examples during the pulse width measurement.



8.5 Pulse period/pulse width measurement mode





Fig. 8.5.5 Operation examples during pulse period measurement (when free-run count type is selected)










Fig. 8.5.7 Operation example during the pulse width measurement (when free-run count type is selected)

[Precautions for pulse period/pulse width measurement mode]

[Precautions for pulse period/pulse width measurement mode]

- 1. When the counter clear type is selected, a timer Bi interrupt request is generated by one of the following sources:
 - Valid edge input of measured pulse
 - Counter overflow

When an overflow generates an interrupt request, the timer Bi overflow flag will be set to "1."

- 2. When the free-run type is selected, the timer Bi interrupt request is generated only by the valid edge input of the pulse to be measured.
- 3. After reset, the timer Bi overflow flag is undefined. When a value is written to the timer Bi mode register after the next count timing of the count source with the count start bit = "1," this flag will be cleared to "0."
- 4. An undefined value is transferred to the reload register at the first valid edge input after the count start. In this case, no timer Bi interrupt request will occur.
- 5. The counter value at count start is undefined. Therefore, there is a possibility that a counter overflow occurs immediately after the counting starts. In this case, the timer Bi overflow flag becomes "1"; and when the counter clear type is selected, a timer Bi interrupt request is generated.
- 6. If the contents of the measurement mode select bits are changed after the count start, the timer Bi interrupt request bit is set to "1." When the value, which has been set in these bits before, are written again, the timer Bi interrupt request bit will not change.
- 7. When using timer B2, be sure to clear the timer B2 clock source select bit (bit 6 at address 63₁₆) to "0."
- 8. If the input signal to the TBi_{IN} pin is affected by noise, etc., there is a possibility that the counter cannot perform the exact measurement. We recommend to verify, by software, that the measurement values are within a constant range.

[Precautions for pulse period/pulse width measurement mode]

MEMORANDUM

CHAPTER 9 PULSE OUTPUT PORT MODE

- 9.1 Overview
- 9.2 Block description of pulse output port 0
- 9.3 Block description of pulse output port 1
- 9.4 Setting of pulse output port mode
- 9.5 Pulse output port mode operation
- [Precautions for pulse output port mode]

9.1 Overview

9.1 Overview

The pulse output port mode function is used to change the output levels at several pins simultaneously with the following: each underflow occurrence in timer A or each valid edge input of an external signal. The pulse output port mode consists of pulse output port 0 and pulse output port 1. These two circuits have the equivalent functions and operate independently each other. Each of pulse output port 0 and pulse output port 1 has two operation modes as listed in Table 9.1.1. Table 9.1.2 lists the overview of pulse output port 0; Table 9.1.3 lists the overview of pulse output port 1.

Function	Pulse output mode				
Circuit	Pulse out	put port 0	Pulse out	put port 1	
Operation mode	Pulse mode 0 Pulse mode 1		Pulse mode 0	Pulse mode 1	

Table 9.1.2 Overview of pulse output port 0

Operation mode	Pul	se mode 0	Pu	lse mode 1
Pulse output pins	RTP0₀ to RTP0₃ (P6₀ to P6₃)	RTP1₀ to RTP1₃ (P6₄ to P6⁊)	RTP00 to RTP03, RTP10, RTP11 (P60 to P65)	RTP12, RTP13 (P64, P67)
Pulse output trigger	Underflow occurrence in timer A0 or Valid edge of signal input to pin RTPTRG0	Underflow of timer A3	Underflow of timer A0 or Valid edge of signal input to pin RTP _{TRG0}	Underflow of timer A3
Register where output data is to be set Pulse width modulation	Three-phase output data register 0 (bits 0 to 3) Available (timer A1 used)	Three-phase output data register 1 (bits 4 to 7) Not available	data register 0 (bits 0 to 5) Available (Note) (timers A1, A2, A4	Three-phase output data register 1 (bits 6, 7) Not available
Negative pulse output Pulse-output- cutoff signal input pin	Available P6OUTcut (Input of falling edge)	Available —	used) Available P6OUTсит (Input of falling edge)	Not available —

Note: The pulse output pins, where pulse width modulation is to be applied, determine the timer to be used. ① 6 pins

RTP00 to RTP03, RTP10, RTP11: timer A1

- 2 groups of 3 pins
 - RTP00 to RTP02: timer A1
 - RTP03, RTP10, RTP11: timer A2
- 3 3 groups of 2 pins
 - RTP00, RTP01: timer A1
 - RTP02, RTP03: timer A2
 - RTP10, RTP11: timer A4

9.1 Overview

Operation mode	Pul	se mode 0	Ρι	ilse mode 1
Pulse output pins	RTP20 to RTP23 (P40 to P43)	RTP30 to RTP33 (P44 to P47)	RTP20 to RTP23, RTP30, RTP31 (P40 to P45)	RTP32, RTP33 (P46, P47)
Pulse output trigger	Underflow occurrence in timer A5 or Valid edge of signal input to pin RTP _{TRG1}	Underflow of timer A8	Underflow of timer A5 or Valid edge of signal input to pin RTP _{TRG1}	Underflow of timer A8
Register where output data is to be set Pulse width modulation	Pulse output data register 0 (bits 0 to 3) Available (timer A6 used)	Pulse output data register 1 (bits 4 to 7) Not available	Pulse output data register 0 (bits 0 to 5) Available (Note) (timers A6, A7, A9 used)	Pulse output data register 1 (bits 6, 7) Not available
Negative pulse output Pulse-output- cutoff signal input pin	Available P4OUT _{CUT} (Input of falling edge)	Available —	Available P4OUT _{CUT} (Input of falling edge)	Not available —

Table 9.1.3 Overview of pulse output port 1

Note: The pulse output pins, where pulse width modulation is to be applied, determine the timer to be used. ① 6 pins

RTP20 to RTP23, RTP30, RTP31: timer A6

- 2 groups of 3 pins
 - RTP20 to RTP22: timer A6
 - RTP23, RTP30, RTP31: timer A7
- 3 groups of 2 pins
 - RTP20, RTP21: timer A6
 - RTP22, RTP23: timer A7
 - RTP30, RTP31: timer A9

9.2 Block description of pulse output port 0

9.2 Block description of pulse output port 0

Figure 9.2.1 shows the block diagram of pulse output port 0. Also, the pulse-output-port-0-relevant registers are described below.

In pulse output port 0 and three-phase waveform mode, the following registers are used in common: the waveform output mode register (address $A6_{16}$), three-phase output data register 0 (address $A8_{16}$), and three-phase output data register 1 (address $A9_{16}$). After pulse output port 0 is set by the waveform output select bits (bits 2 to 0 at address $A6_{16}$), be sure to set the relevant registers.

Note that, when not using pulse output port 0 and three-phase waveform mode, be sure to fix the waveform output select bits (bits 2 to 0 at address $A6_{16}$) to "000₂."




Fig. 9.2.1 Block diagram of pulse output port 0

9.2 Block description of pulse output port 0

9.2.1 Waveform output mode register

Figure 9.2.2 shows the structure of the waveform output mode register (pulse output port 0).

Bit	Bit name	Function	At reset	R/W
0	Waveform output select bits	See Table 9.2.1.	0	RW
1	(Note)		0	RW
2			0	RW
3	Pulse output mode select bit	0 : Pulse mode 0 1 : Pulse mode 1	0	RW
4	Pulse width modulation timer	See Table 9.2.2.	0	RW
5	select bits		0	RW
6	Waveform output control bit 0	When pulse mode 0 is selected, 0: RTP1₀ to RTP1₃: pulse outputs are disabled. 1: RTP1₀ to RTP1₃: pulse outputs are enabled. When pulse mode 1 is selected, 0: RTP1₂, RTP1₃: pulse outputs are disabled. 1: RTP1₂, RTP1₃: pulse outputs are enabled.	0	RW
7	Waveform output control bit 1	 When pulse mode 0 is selected, 0 : RTP0₀ to RTP0₃: pulse outputs are disabled. 1 : RTP0₀ to RTP0₃: pulse outputs are enabled. When pulse mode 1 is selected, 0 : RTP0₀ to RTP0₃, RTP1₀, RTP1₁: pulse outputs are disabled. 1 : RTP0₀ to RTP0₃ RTP1₀, RTP1₁: pulse outputs are enabled. 	0	RW

Fig. 9.2.2 Structure of waveform output mode register (pulse output port 0)	Fig.	9.2.2 Structure of	waveform	output	mode	register	(pulse	output	port 0)
---	------	--------------------	----------	--------	------	----------	--------	--------	--------	---

9.2 Block description of pulse output port 0

(1) Waveform output select bits (bits 2 to 0)

These bits are used to select whether a pin serves as a programmable I/O port pin or a pulse output pin. Table 9.2.1 lists the functions of the waveform output select bits.

b2 b1 b0	000	001	010	011
Pulse mode 0 (Note)	P67/RTP13 P66/RTP12 P65/RTP11 P64/RTP10 Port	P67/RTP13 P66/RTP12 P65/RTP11 P64/RTP10 Port	P67/RTP13 P66/RTP12 P65/RTP11 P64/RTP10	P67/RTP13 P66/RTP12 P65/RTP11 P64/RTP10 RTP
	P6 ₃ /RTP0 ₃ P6 ₂ /RTP0 ₂ P6 ₁ /RTP0 ₁ P6 ₀ /RTP0 ₀	P63/RTP03 P62/RTP02 P61/RTP01 P60/RTP00	P6 ₃ /RTP0 ₃ P6 ₂ /RTP0 ₂ P6 ₁ /RTP0 ₁ P6 ₀ /RTP0 ₀	P6 ₃ /RTP0 ₃ P6 ₂ /RTP0 ₂ P6 ₁ /RTP0 ₁ P6 ₀ /RTP0 ₀
Pulse mode 1 (Note)	$\left.\begin{array}{c} P6_7/RTP1_3 \\ P6_6/RTP1_2 \end{array}\right\}Port$	$\left.\begin{array}{c} P6_7/RTP1_3\\ P6_6/RTP1_2\end{array}\right\} Port$	P67/RTP13 P66/RTP12 Port	P67/RTP13 P66/RTP12 } RTP
	P65/RTP11 P64/RTP10 P63/RTP03 P62/RTP02 P61/RTP01 P60/RTP00	P65/RTP11 P64/RTP10 P63/RTP03 P62/RTP02 P61/RTP01 P60/RTP00	P65/RTP11 P64/RTP10 P63/RTP03 P62/RTP02 P61/RTP01 P60/RTP00	P65/RTP11 P64/RTP10 P63/RTP03 P62/RTP02 P61/RTP01 P60/RTP00

Table 9.2.1 Functions of waveform output select bits

Port: This serves as a programmable I/O port pin or timer I/O pin.

RTP: This serves as a pulse output pin regardless of the contents of the corresponding port direction register. **Note:** This is selected by the pulse output mode select bit (bit 3 at address A6₁₆).

(2) Pulse output mode select bit (bit 3)

This bit is used to select the operation mode of pulse output port 0: pulse mode 0 or pulse mode 1.

(3) Pulse width modulation timer select bits (bits 5 and 4)

These bits are used to select the type of the pulse width modulation of pulse output port 0. Table 9.2.2 lists the functions of the pulse width modulation timer select bits.

Table 9.2.2 Fu	inctions of pulse	width modulation	timer select bits
----------------	-------------------	------------------	-------------------

b5 b4	00	01	10	11
Pulse mode 0 (Note 1)	P6 ₃ /RTP0 ₃ P6 ₂ /RTP0 ₂ P6 ₁ /RTP0 ₁ P6 ₀ /RTP0 ₀	Do not select.	Do not select.	Do not select.
Pulse mode 1 (Note 2)	P65/RTP11 P64/RTP10 P63/RTP03 P62/RTP02 P61/RTP01 P60/RTP00	P65/RTP11 P64/RTP10 P63/RTP03 P62/RTP02 P61/RTP01 P60/RTP00	$\begin{array}{c} P6_{5}/RTP1_{1}\\ P6_{4}/RTP1_{0} \end{array} Timer A4\\ P6_{3}/RTP0_{3}\\ P6_{2}/RTP0_{2} \end{array} Timer A2\\ P6_{1}/RTP0_{1} \\ P6_{0}/RTP0_{0} \end{array}$	Do not select.

Note 1: The pulse width modulation cannot be applied to pins RTP10 to RTP13.

2: The pulse width modulation cannot be applied to pins RTP12 and RTP13.

9-6

9.2 Block description of pulse output port 0

(4) Waveform output control bits 1, 0 (bits 7, 6)

These bits are used to control the waveform output of pulse output port 0. Table 9.2.3 lists the functions of waveform output control bits 1, 0.

When a falling edge is input to pin $\overline{P6OUT_{CUT}}$, waveform output control bit 1 (bit 7) becomes "0." (See Table 9.2.7.)

b2 b1 b0	000	001	010	011
Pulse mode 0	P67/RTP13 P66/RTP12 P65/RTP11 P64/RTP10 Floating state	P67/RTP13 P66/RTP12 P65/RTP11 P64/RTP10 P04/RTP10	P67/RTP13 P66/RTP12 P65/RTP11 P64/RTP10 Floating State	P67/RTP13 P66/RTP12 P65/RTP11 P64/RTP10 P64/RTP10
	P6 ₃ /RTP0 ₃ P6 ₂ /RTP0 ₂ P6 ₁ /RTP0 ₁ P6 ₀ /RTP0 ₀ State	P63/RTP03 P62/RTP02 P61/RTP01 P60/RTP00 State	P6 ₃ /RTP0 ₃ P6 ₂ /RTP0 ₂ P6 ₁ /RTP0 ₁ P6 ₀ /RTP0 ₀ P6 ₀ /RTP0 ₀	P63/RTP03 P62/RTP02 P61/RTP01 P60/RTP00
Pulse mode 1	P67/RTP13 Floating P66/RTP12 State	P67/RTP13 Pulse P66/RTP12 Output enabled	P67/RTP1₃	P67/RTP13 Pulse P66/RTP12 Pulse output enabled
	$\begin{array}{c} P6_{5}/RTP1_{1} \\ P6_{4}/RTP1_{0} \\ P6_{3}/RTP0_{3} \\ P6_{2}/RTP0_{2} \\ P6_{1}/RTP0_{1} \\ P6_{0}/RTP0_{0} \end{array} \right)$ Floating state	P65/RTP11 P64/RTP10 P63/RTP03 P62/RTP02 P61/RTP01 P60/RTP00	$\begin{array}{c} P6_5/RTP1_1\\ P6_4/RTP1_0\\ P6_3/RTP0_3\\ P6_2/RTP0_2\\ P6_1/RTP0_1\\ P6_0/RTP0_0 \end{array} \begin{array}{c} Pulse\\ output\\ enabled \end{array}$	$\begin{array}{c} P6_{5}/RTP1_{1}\\ P6_{4}/RTP1_{0}\\ P6_{3}/RTP0_{3}\\ P6_{2}/RTP0_{2}\\ P6_{1}/RTP0_{1}\\ P6_{0}/RTP0_{0} \end{array} \end{array} \begin{array}{c} Pulse\\ output\\ enabled \end{array}$

Table 9.2.3 Functions of waveform output control bits 1, 0

9.2 Block description of pulse output port 0

9.2.2 Three-phase output data registers 0, 1

Figure 9.2.3 shows the structures of three-phase output data registers 0, 1 (pulse output port 0).

Bit	Bit name	Function	At reset	R/W
0	RTP0 pulse output data bit		0	RW
1	RTP01 pulse output data bit	0 : "L" level output 1 : "H" level output	0	RW
2	RTP0 ₂ pulse output data bit	-	0	RW
3	RTP0 ₃ pulse output data bit	-	0	RW
4	RTP1 ₀ pulse output data bit (Valid in pulse mode 1.) (Note)	-	0	RW
5	RTP11 pulse output data bit (Valid in pulse mode 1.) (Note)		0	RW
7, 6	Pulse output trigger select bits	 b7 b6 0 0 : Underflow of timer A0 0 1 : Falling edge of input signal to pin RTP_{TRG0} 1 0 : Rising edge of input signal to pin RTP_{TRG0} 1 1 : Both falling and rising edges of input signal to pin RTP_{TRG0} 	0	RW
	valid in pulse mode 0. phase output data register 1 (A	b7 b6 b5	b4 b3 b2	2 b1 l
		b7 b6 b5	b4 b3 b2 At reset	2 b1 1 R/W
Three-	phase output data register 1 (A	ddress A9 ₁₆)		
Three- Bit	phase output data register 1 (A Bit name Pulse width modulation enable	ddress A9 ₁₆)	At reset	R/W RW
Three- Bit 0	phase output data register 1 (A Bit name Pulse width modulation enable bit 0 Pulse width modulation enable	b7 b6 b5 ddress A9 ₁₆)	At reset	R/V RW RW
Three- Bit 0 1	phase output data register 1 (A Bit name Pulse width modulation enable bit 0 Pulse width modulation enable bit 1 Pulse width modulation enable	b7 b6 b5 b7 b7 b7	At reset 0 0	R/W
Three- Bit 0 1 2	phase output data register 1 (A Bit name Pulse width modulation enable bit 0 Pulse width modulation enable bit 1 Pulse width modulation enable bit 2	b7 b6 b5 b7 b8 b7 b7 b8 width modulation by timer A1 b7 b9 b1 b1 b7 b9 b1 b6 b7 b7 b7 b7 b7 b7 b7 b7 b7 b7 b7 b7 b7 b7 b7 b7	At reset 0 0 0	R/W RW RW RW
Three- Bit 0 1 2 3	Phase output data register 1 (A Bit name Pulse width modulation enable bit 0 Pulse width modulation enable bit 1 Pulse width modulation enable bit 2 Pulse output polarity select bit RTP10 pulse output data bit	b7 b6 b5 b7 b7 b7	At reset 0 0 0 0	R/W RW RW
Three- Bit 0 1 2 3 4	phase output data register 1 (A Bit name Pulse width modulation enable bit 0 Pulse width modulation enable bit 1 Pulse width modulation enable bit 2 Pulse output polarity select bit RTP1₀ pulse output data bit (Valid in pulse mode 0) (Note) RTP1₁ pulse output data bit	b7 b6 b5 b7 b7 b7	At reset 0 0 0 0 0 0	R/V RW RW RW RW

Fig. 9.2.3 Structures of three-phase output data registers 0, 1 (pulse output port 0)

9.2 Block description of pulse output port 0

(1) RTP0₀ to RTP0₃ pulse output data bits (bits 0 to 3 at address A8₁₆)

Each time when a pulse output trigger is generated, the contents written to these bits are output from the corresponding pulse output pins (**Note**). The pulse output trigger can be selected by the pulse output trigger select bits (bits 7, 6 at address $A8_{16}$).

(2) RTP10, RTP11 pulse output data bits (bits 4, 5 at address A816)

These bits are valid in pulse mode 1.

Each time when a pulse output trigger is generated, the contents written to these bits are output from the corresponding pulse output pins **(Note)**. The pulse output trigger can be selected by the pulse output trigger select bits (bits 7, 6 at address $A8_{16}$).

These bits are invalid in pulse mode 0.

(3) Pulse output trigger select bits (bits 7, 6 at address A816)

The pulse output trigger can be selected from an internal trigger and an external trigger. When using an external trigger (input signal to pin RTP_{TRGO}), be sure to clear the port P5 direction register's bit, corresponding to port P5₃ pin, in order to set this port P5₃ pin for the input mode.

(4) Pulse width modulation enable bits 0 to 2 (bits 0 to 2 at Address A9₁₆)

These bits are used to select the pins, where the pulse width modulation is to be applied. Synchronous with a pulse output trigger, the contents of these bits become valid. Table 9.2.4 lists the pulse-width-modulation-relevant bits.

(5) Pulse output polarity select bit (bit 3 at address A9₁₆)

When this bit = "0," the data corresponding to the contents which have been set in the RTP0₀ to RTP0₃, RTP1₀ to RTP1₃ pulse output data bits are output from pins RTP0₀ to RTP0₃, RTP1₀ to RTP1₃. When this bit = "1," the contents which have been set in the RTP0₀ to RTP0₃, RTP1₀ to RTP1₃ pulse output data bits are reversed (in other words, pulses with the negative polarity are generated here.); and then, these pulses with the negative polarity are output from pins RTP0₀ to RTP0₃, RTP1₀ to RTP1₃.

Note that, in pulse mode 1, the pulses with the negative polarity are not output from pins RTP12 and RTP13.

(6) RTP1₀, RTP1₁ pulse output data bits (bits 4, 5 at address A9₁₆)

These bits are valid in pulse mode 0.

Each time when an underflow occurs in timer A3, the contents which have been written to these bits are output from the corresponding pulse output pins (Note). These bits are invalid in pulse mode 1.

(7) RTP1₂, RTP1₃ pulse output data bits (bits 6, 7 at address A9₁₆)

Each time when an underflow occurs in timer A3, the contents which have been written to these bits are output from the corresponding pulse output pins (**Note**).

Note: The output level at a pulse output pin is undefined in the period from when data is written to these bits until the first occurrence of a pulse output trigger. If it is necessary to avoid this state, perform "Processing of avoiding undefined output before starting pulse output" in Figure 9.4.2.

9.2 Block description of pulse output port 0

pulse be ap	Pulse output pins where pulse width modulation is to be applied (Timers used for pulse width modulation)		Pulse width modu- lation timer select bits (bits 5, 4 at address A6 ₁₆)	lation enable bit 2	Pulse width modu- lation enable bit 1 (bit 1 at address A9 ₁₆)	Pulse width modu- lation enable bit 0 (bit 0 at address A9 ₁₆)
Pulse mode 0	4 pins	RTP0₃ to RTP0₀ (Timer A1)	00	x	x	1
6 pi		RTP11, RTP10, RTP03 to RTP00 (Timer A1)	00	x	×	1
Pulse	In a	RTP11, RTP10, RTP03 (Timer A2)	01	×	1	x
mode 1		RTP02 to RTP00 (Timer A1)		×	×	1
		RTP1₁, RTP1₀ (Timer A4)		1	×	x
	In a unit of 2 pins	RTP03, RTP02 (Timer A2)	10	×	1	x
		RTP0₁, RTP0₀ (Timer A1)		x	×	1

Table 9.2.4 Pulse-width-modulation-relevant bits

X: It may be either "0" or "1."

9.2 Block description of pulse output port 0

9.2.3 Port P5 direction register

The pulse output trigger input pin is multiplexed with port P53 pin.

When using pin $P5_3/RTP_{TRG0}$ as a pulse output trigger input pin, be sure to clear the port P5 direction register's bit, corresponding to port P5₃ pin, in order to set this port P5₃ pin for the input mode.

Figure 9.2.4 shows the relationship between port P5 direction register and a pulse output trigger input pin.

on Pt	5 direcition register (Address			
Bit	Corresponding pin	Function	At reset	R/V
0	Nothing is assigned.		Undefined	
1	Pin INT ₁	0 : Input mode	0	RV
2	Pin INT ₂ /RTP _{TRG1}	 1 : Output mode When using this pin as a pulse output trigger 	0	RV
3	Pin RTPTRG0 (Pin INT3)	input pin, be sure to clear the corresponding bit to "0."	0	RV
4	Nothing is assigned.		Undefined	
5	Pin INT5/TB0IN/IDW	0 : Input mode	0	RV
6	Pin INT6/TB1IN/IDV	1 : Output mode	0	RV
7	Pin INT7/TB2IN/IDU		0	RV

Fig. 9.2.4 Relationship between port P5 direction register and pulse output trigger input pin

9.2 Block description of pulse output port 0

9.2.4 Timers A0 to A4

Timers A0 and A3 are used as control registers; each generates a pulse output trigger. When using timers A0 and A3, be sure to use them in the timer mode. (Refer to section **"7.3 Timer mode."**)

When performing the pulse width modulation, be sure to use timers A1, A2, A4 in the pulse width modulation mode. (Refer to section "**7.6 Pulse width modulation (PWM) mode.**") Note that, from pin P2₀/TA4_{0UT}, a PWM pulse by timer A4 is output. When it is unnecessary to output a PWM pulse, be sure to clear bit 2 of the timer A4 mode register (address $5A_{16}$) to "0." At this time, pin P2₀ can be used as a programmable I/O port pin.

Figure 9.2.5 shows the structure of the timer A0 and A3 mode registers (pulse output port 0); Figure 9.2.6 shows the structures of the timer A1, A2, A4 mode registers (pulse output port 0 with pulse width modulation used).

imer /	A3 mode register (Address 59	16)	0	0 0 0	0 (
Bit	Bit name	Functions		At reset	R/W
0	Fix these bits to "0000002" in the	ne pulse output port mode.		0	RW
1				0	RW
2				0	RW
3				0	RW
4				0	RW
5				0	RW
6	Count source select bits	See Table 7.2.3.		0	RW
7				0	RW

Fig. 9.2.5 Structure of timer A0 and A3 mode registers (pulse output port 0)

9.2 Block description of pulse output port 0

D''	5.4	–		D / 4
Bit	Bit name	Functions	At reset	R/W
0	Fix these bits to "000112" in the	pulse output port mode.	0	RW
1	_		0	RW
2	_		0	RW
3			0	RW
4			0	RW
5	16/8-bit PWM mode select bit	0 : 16-bit pulse width modulator 1 : 8-bit pulse width modulator	0	RW
6	Count source select bits	See Table 7.2.3.	0	RW
7			0	RW
	A4 mode register (Address 5A16		0 0	1
Bit	Bit name	5) [0 0 At reset	1 R/W
Bit 0		5) [0 0 At reset	1 R/W RW
Bit 0 1	Bit name Fix these bits to "11 ₂ " in the puls	Functions	0 0 At reset 0 0	1 R/W RW RW
Bit 0	Bit name	5) [00At reset0000	1 R/W RW RW
Bit 0 1	Bit name Fix these bits to "11 ₂ " in the puls	 Functions Functions e output port mode. 0 : No pulse output (TA4our pin functions as a programmable I/O port pin.) 1 : Pulse output (TA4our pin functions as a PWM pulse output pin.) 	00At reset0000	1 R/W RW RW
Bit 0 1 2	Bit name Fix these bits to "112" in the puls Pulse output function select bit	 Functions Functions e output port mode. 0 : No pulse output (TA4our pin functions as a programmable I/O port pin.) 1 : Pulse output (TA4our pin functions as a PWM pulse output pin.) 	00At reset000	1 R/M RW RW RW
Bit 0 1 2 3	Bit name Fix these bits to "112" in the puls Pulse output function select bit	 Functions Functions e output port mode. 0 : No pulse output (TA4our pin functions as a programmable I/O port pin.) 1 : Pulse output (TA4our pin functions as a PWM pulse output pin.) 	0 0 At reset 0 0 0	1
Bit 0 1 2 3 4	Bit name Fix these bits to "112" in the pulse Pulse output function select bit Fix these bits to "002" in the pulse	 Functions Functions e output port mode. 0 : No pulse output (TA4our pin functions as a programmable I/O port pin.) 1 : Pulse output (TA4our pin functions as a PWM pulse output pin.) se output port mode. 0 : 16-bit pulse width modulator 	0 0 At reset 0 0 0 0 0 0	R/W RW RW RW RW

Fig. 9.2.6 Structures of timer A1, A2, A4 mode registers (pulse output port 0 with pulse width modulation used)

9.2 Block description of pulse output port 0

9.2.5 Pin P6OUT_{cut} (pulse-output-cutoff signal input pin)

When a falling edge is input to pin $\overline{P6OUT_{CUT}}$, the waveform output control bit 1 (bit 7 at address A6₁₆) becomes "0" and the pulse output pins enter the floating state. (In other words, pulse output becomes disabled.) The pulse output pins where pulse output is to be inactive depend on the pulse output mode.

• Pulse mode 0: RTP00 to RTP03

output pin.

• Pulse mode 1: RTP00 to RTP03, RTP10, RTP11

When restarting pulse output after the pulse output becomes inactive, be sure to return the input level at pin $\overline{P6OUT_{CUT}}$ to "H" level; and then, be sure to set the waveform output control bit 1 to "1." When the input level at pin $\overline{P6OUT_{CUT}}$ is "L" level, the waveform output control bit 1 cannot be "1."

Also, at this time, bits 0 through 7 of the port P6 direction register (address 10₁₆) become "00000002." (Refer to section "**5.2.4 Pin P6OUT**cut/**INT**4.") Therefore, if it is necessary to switch port pins P6₀ through P6₇ to port output pins, be sure to do as follows:

- ① Return the input level at pin $\overline{P6OUT_{CUT}}$ to "H" level.
- ② Write data to the port P6 register (address E₁₆)'s bits, corresponding to the port P6 pins which will output data.
- ③ Set the port P6 direction register's bits, corresponding to the port P6 pins in ②, to "1" in order to set these port pins to the output mode.

When the input level at pin $\overline{P6OUT_{cuT}}$ is "L" level, no bit of the port P6 direction register can be "1." Figure 9.2.7 shows the relationship between the $\overline{P6OUT_{cuT}}$ input, waveform output control bit 1, and pulse

Note that, when not making the pulse output inactive by using pin $\overline{P6OUT_{cut}}$, be sure to connect pin $\overline{P6OUT_{cut}}$ to Vcc via a resistor.




Fig. 9.2.7 Relationship between P6OUTcut input, waveform output control bit 1, and pulse output pin

9.3 Block description of pulse output port 1

9.3 Block description of pulse output port 1

Figure 9.3.1 shows the block diagram of pulse output port 1. Also, the pulse-output-port-1-relevant registers are described below.

After pulse output port 1 is set by the waveform output select bits (bits 2 to 0 at address AO_{16}), be sure to set the relevant registers.

Note that, when not using pulse output port 1, be sure to fix the waveform output select bits (bits 2 to 0 at address AO_{16}) to " OOO_2 ."




Fig. 9.3.1 Block diagram of pulse output port 1

9.3 Block description of pulse output port 1

9.3.1 Pluse output control register

Figure 9.3.2 shows the structure of the pluse output control register.

Bit	Bit name	Function	At reset	R/W
0	Waveform output select bits	See Table 9.3.1.	0	RW
1	(Note)		0	RW
2	-		0	RW
3	Pulse output mode select bit	0 : Pulse mode 0 1 : Pulse mode 1	0	RW
4	Pulse width modulation timer	See Table 9.3.2.	0	RW
5	select bits		0	RW
6	Waveform output control bit 0	When pulse mode 0 is selected, 0: RTP3₀ to RTP3₀: pulse outputs are disabled. 1: RTP3₀ to RTP3₀: pulse outputs are enabled. When pulse mode 1 is selected, 0: RTP3₂, RTP3₀: pulse outputs are disabled. 1: RTP3₂, RTP3₀: pulse outputs are enabled.	0	RW
7	Waveform output control bit 1	 When pulse mode 0 is selected, 0 : RTP20 to RTP23: pulse outputs are disabled. 1 : RTP20 to RTP23: pulse outputs are enabled. When pulse mode 1 is selected, 0 : RTP20 to RTP23, RTP30, RTP31: pulse outputs are disabled. 1 : RTP20 to RTP23 RTP30, RTP31: pulse outputs are enabled. 	0	RW

Fig. 9.3.2 Structure of pluse output control register

9.3 Block description of pulse output port 1

(1) Waveform output select bits (bits 2 to 0)

These bits are used to select whether a pin serves as a programmable I/O port pin or a pulse output pin. Table 9.3.1 lists the functions of the waveform output select bits.

b2 b1 b0	000	001	010	011
Pulse mode 0 (Note)	P47/RTP33 P46/RTP32 P45/RTP31 P44/RTP30	P4 ₇ /RTP3 ₃ P4 ₆ /RTP3 ₂ P4 ₅ /RTP3 ₁ P4 ₄ /RTP3 ₀	P47/RTP33 P46/RTP32 P45/RTP31 P44/RTP30	P4 ₇ /RTP3 ₃ P4 ₆ /RTP3 ₂ P4 ₅ /RTP3 ₁ P4 ₄ /RTP3 ₀
	P4 ₃ /RTP2 ₃ P4 ₂ /RTP2 ₂ P4 ₁ /RTP2 ₁ P4 ₀ /RTP2 ₀ Port	P43/RTP23 P42/RTP22 P41/RTP21 P40/RTP20	P4 ₃ /RTP2 ₃ P4 ₂ /RTP2 ₂ P4 ₁ /RTP2 ₁ P4 ₀ /RTP2 ₀	P4 ₃ /RTP2 ₃ P4 ₂ /RTP2 ₂ P4 ₁ /RTP2 ₁ P4 ₀ /RTP2 ₀
Pulse mode 1 (Note)	$\begin{array}{c} P4_7/RTP3_3 \\ P4_6/RTP3_2 \end{array} \end{array} Port$	$\begin{array}{c} P4_7/RTP3_3 \\ P4_6/RTP3_2 \end{array} \right\} Port$	P47/RTP33 P46/RTP32 } RTP	P47/RTP33 P46/RTP32 } RTP
	P45/RTP31 P44/RTP30 P43/RTP23 P42/RTP22 P41/RTP21 P40/RTP20	P45/RTP31 P44/RTP30 P43/RTP23 P42/RTP22 P41/RTP21 P40/RTP20	P45/RTP31 P44/RTP30 P43/RTP23 P42/RTP22 P41/RTP21 P40/RTP20	P45/RTP31 P44/RTP30 P43/RTP23 P42/RTP22 P41/RTP21 P40/RTP20

Table 9.3.1 Functions of waveform output select bits

Port: This serves as a programmable I/O port pin or timer I/O pin.

RTP: This serves as a pulse output pin regardless of the contents of the corresponding port direction register. **Note:** This is selected by the pulse output mode select bit (bit 3 at address A0₁₆).

(2) Pulse output mode select bit (bit 3)

This bit is used to select the operation mode of pulse output port 1: pulse mode 0 or pulse mode 1.

(3) Pulse width modulation timer select bits (bits 5 and 4)

These bits are used to select the type of the pulse width modulation of pulse output port 1. Table 9.3.2 lists the functions of the pulse width modulation timer select bits.

b5 b4	00	01	10	11
Pulse mode 0 (Note 1)	P4 ₃ /RTP2 ₃ P4 ₂ /RTP2 ₂ P4 ₁ /RTP2 ₁ P4 ₀ /RTP2 ₀	Do not select.	Do not select.	Do not select.
Pulse mode 1 (Note 2)	P45/RTP31 P44/RTP30 P43/RTP23 P42/RTP22 P41/RTP21 P40/RTP20	P45/RTP31 P44/RTP30 P43/RTP23 P42/RTP22 P41/RTP21 P40/RTP20 Timer A6 P40/RTP20	$ \begin{array}{c} P4_{5}/RTP3_{1} \\ P4_{4}/RTP3_{0} \end{array} ^{Timer A9} \\ P4_{3}/RTP2_{3} \\ P4_{2}/RTP2_{2} \end{array} ^{Timer A7} \\ P4_{1}/RTP2_{1} \\ P4_{0}/RTP2_{0} \end{array} ^{Timer A6} \\ \end{array} $	Do not select.

Note 1: The pulse width modulation cannot be applied to pins RTP30 to RTP33.

2: The pulse width modulation cannot be applied to pins RTP32 and RTP33.

9.3 Block description of pulse output port 1

(4) Waveform output control bits 1, 0 (bits 7, 6)

These bits are used to control the waveform output of pulse output port 1. Table 9.3.3 lists the functions of waveform output control bits 1, 0.

When a falling edge is input to pin P4OUT_{CUT}, waveform output control bit 1 (bit 7) becomes "0." (See Table 9.3.7.)

b2 b1 b0	00	01	10	11
Pulse mode 0	P4 ₇ /RTP3 ₃ P4 ₆ /RTP3 ₂ P4 ₅ /RTP3 ₁ P4 ₄ /RTP3 ₀ Floating state	P47/RTP33 P46/RTP32 P45/RTP31 P44/RTP30 Pulse output enabled	P4 ₇ /RTP3 ₃ P4 ₆ /RTP3 ₂ P4 ₅ /RTP3 ₁ P4 ₄ /RTP3 ₀ Floating state	P47/RTP33 P46/RTP32 P45/RTP31 P44/RTP30 P44/RTP30
	P4 ₃ /RTP2 ₃ P4 ₂ /RTP2 ₂ P4 ₁ /RTP2 ₁ P4 ₀ /RTP2 ₀ Floating state	P4 ₃ /RTP2 ₃ P4 ₂ /RTP2 ₂ P4 ₁ /RTP2 ₁ P4 ₀ /RTP2 ₀ State	P4 ₃ /RTP2 ₃ P4 ₂ /RTP2 ₂ P4 ₁ /RTP2 ₁ P4 ₀ /RTP2 ₀ P4 ₀ /RTP2 ₀	P4 ₃ /RTP2 ₃ P4 ₂ /RTP2 ₂ P4 ₁ /RTP2 ₁ P4 ₀ /RTP2 ₀ P4 ₀ /RTP2 ₀
Pulse mode 1	P47/RTP33 Floating P46/RTP32 State	P47/RTP33 Pulse P46/RTP32 enabled	P4 ₇ /RTP3₃	$\begin{array}{c} P4_{7/RTP3_{3}} \\ P4_{6/RTP3_{2}} \end{array} \end{array} \begin{array}{c} Pulse \\ output \\ enabled \end{array}$
	P4 ₅ /RTP3 ₁ P4 ₄ /RTP3 ₀ P4 ₃ /RTP2 ₃ P4 ₂ /RTP2 ₂ P4 ₁ /RTP2 ₁ P4 ₀ /RTP2 ₀ Floating state	P45/RTP31 P44/RTP30 P43/RTP23 P42/RTP22 P41/RTP21 P40/RTP20	$\begin{array}{c} P4_5/RTP3_1\\ P4_4/RTP3_0\\ P4_3/RTP2_3\\ P4_2/RTP2_2\\ P4_1/RTP2_1\\ P4_0/RTP2_0 \end{array} \begin{array}{c} Pulse\\ output\\ enabled \end{array}$	P45/RTP31 P44/RTP30 P43/RTP23 P42/RTP22 P41/RTP21 P40/RTP20

Table 9.3.3 Functions of waveform output control bits 1, 0

9.3 Block description of pulse output port 1

9.3.2 Pulse output data registers 0, 1

Figure 9.3.3 shows the structures of pulse output data registers 0, 1.

Bit	Bit name	Function	At reset	R/V
0	RTP20 pulse output data bit	0 : "L" level output	0	RV
1	RTP21 pulse output data bit	1 : "H" level output	0	RV
2	RTP22 pulse output data bit	-	0	RV
3	RTP2 ₃ pulse output data bit	-	0	RV
4	RTP3 ⁰ pulse output data bit (Valid in pulse mode 1.) (Note)		0	RV
5	RTP3 ¹ pulse output data bit (Valid in pulse mode 1.) (Note)		0	RV
7, 6	Pulse output trigger select bits	 ^{b7 b6} 0 0 : Underflow of timer A5 0 1 : Falling edge of input signal to pin RTP_{TRG1} 1 0 : Rising edge of input signal to pin RTP_{TRG1} 1 1 : Both falling and rising edges of input signal to pin RTP_{TRG1} 	0	RV
	uvalid in pulse mode 0. Dutput data register 1 (Address a		b4 b3 b2	: b1
			b4 b3 b2	2 b1
Pulse	output data register 1 (Address	A4 ₁₆)		
Pulse Bit	output data register 1 (Address Bit name Pulse width modulation enable	A4 ₁₆) Function 0 : No pulse width modulation by timer A6	At reset	R/\ RV
Pulse Bit	Dutput data register 1 (Address A Bit name Pulse width modulation enable bit 0 Pulse width modulation enable	A4 ₁₆) Function 0 : No pulse width modulation by timer A6 1 : Pulse width modulation by timer A7	At reset	R/V
Pulse Bit 0 1	Dutput data register 1 (Address A Bit name Pulse width modulation enable bit 0 Pulse width modulation enable bit 1 Pulse width modulation enable	A4 ₁₆) Function 0 : No pulse width modulation by timer A6 1 : Pulse width modulation by timer A7 0 : No pulse width modulation by timer A7 1 : Pulse width modulation by timer A7 0 : No pulse width modulation by timer A9	At reset 0 0	R/V RV RV
Pulse Bit 0 1 2	Bit name Pulse width modulation enable bit 0 Pulse width modulation enable bit 1 Pulse width modulation enable bit 1 Pulse width modulation enable bit 2	A4 ₁₆) Function 0 : No pulse width modulation by timer A6 1 : Pulse width modulation by timer A6 0 : No pulse width modulation by timer A7 1 : Pulse width modulation by timer A7 1 : Pulse width modulation by timer A9 1 : Pulse width modulation by timer A9 1 : Pulse width modulation by timer A9 1 : Pulse width modulation by timer A9 0 : Positive	At reset 0 0 0	R/V RV RV RV
Pulse Bit 0 1 2 3	Bit name Pulse width modulation enable bit 0 Pulse width modulation enable bit 1 Pulse width modulation enable bit 2 Pulse output polarity select bit RTP3₀ pulse output data bit	A4 ₁₆) Function 0 : No pulse width modulation by timer A6 1 : Pulse width modulation by timer A7 0 : No pulse width modulation by timer A7 1 : Pulse width modulation by timer A7 0 : No pulse width modulation by timer A9 1 : Pulse width modulation by timer A9 1 : Pulse width modulation by timer A9 1 : Pulse width modulation by timer A9 0 : Positive 1 : Negative 0 : "L" level output	At reset 0 0 0 0	R/V RV RV
Pulse Bit 0 1 2 3 4	Bit name Bit name Pulse width modulation enable bit 0 Pulse width modulation enable bit 1 Pulse width modulation enable bit 2 Pulse output polarity select bit RTP3₀ pulse output data bit (Valid in pulse mode 0) RTP3₁ pulse output data bit	A4 ₁₆) Function 0 : No pulse width modulation by timer A6 1 : Pulse width modulation by timer A7 0 : No pulse width modulation by timer A7 1 : Pulse width modulation by timer A7 0 : No pulse width modulation by timer A9 1 : Pulse width modulation by timer A9 1 : Pulse width modulation by timer A9 1 : Pulse width modulation by timer A9 0 : Positive 1 : Negative 0 : "L" level output	At reset 0 0 0 0 0 0	R/V RV RV RV RV



9.3 Block description of pulse output port 1

(1) RTP2₀ to RTP2₃ pulse output data bits (bits 0 to 3 at address A2₁₆)

Each time when a pulse output trigger is generated, the contents written to these bits are output from the corresponding pulse output pins (**Note**). The pulse output trigger can be selected by the pulse output trigger select bits (bits 7, 6 at address A2₁₆).

(2) RTP3₀, RTP3₁ pulse output data bits (bits 4, 5 at address A2₁₆)

These bits are valid in pulse mode 1.

Each time when a pulse output trigger is generated, the contents written to these bits are output from the corresponding pulse output pins (**Note**). The pulse output trigger can be selected by the pulse output trigger select bits (bits 7, 6 at address $A2_{16}$).

These bits are invalid in pulse mode 0.

(3) Pulse output trigger select bits (bits 7, 6 at address A2₁₆)

The pulse output trigger can be selected from an internal trigger and an external trigger. When using an external trigger (input signal to pin RTP_{TRG1}), be sure to clear the port P5 direction register's bit, corresponding to port P5₂ pin, in order to set this port P5₂ pin for the input mode.

(4) Pulse width modulation enable bits 0 to 2 (bits 0 to 2 at Address A416)

These bits are used to select the pins, where the pulse width modulation is to be applied. Synchronous with a pulse output trigger, the contents of these bits become valid. Table 9.3.4 lists the pulse-width-modulation-relevant bits.

(5) Pulse output polarity select bit (bit 3 at address A416)

When this bit = "0," the data corresponding to the contents which have been set in the RTP2₀ to RTP2₃, RTP3₀ to RTP3₃ pulse output data bits are output from pins RTP2₀ to RTP2₃, RTP3₀ to RTP3₃. When this bit = "1," the contents which have been set in the RTP2₀ to RTP2₃, RTP3₀ to RTP3₃ pulse output data bits are reversed (in other words, pulses with the negative polarity are generated here.); and then, these pulses with the negative polarity are output from pins RTP2₀ to RTP2₃, RTP3₀ to RTP3₃.

Note that, in pulse mode 1, the pulses with the negative polarity are not output from pins RTP32 and RTP33.

(6) RTP3₀, RTP3₁ pulse output data bits (bits 4, 5 at address A4₁₆)

These bits are valid in pulse mode 0. Each time when an underflow occurs in timer A8, the contents which have been written to these bits are output from the corresponding pulse output pins (**Note**). These bits are invalid in pulse mode 1.

(7) RTP3₂, RTP3₃ pulse output data bits (bits 6, 7 at address A4₁₆)

Each time when an underflow occurs in timer A8, the contents which have been written to these bits are output from the corresponding pulse output pins (**Note**).

Note: The output level at a pulse output pin is undefined in the period from when data is written to these bits until the first occurrence of a pulse output trigger. If it is necessary to avoid this state, perform "Processing of avoiding undefined output before starting pulse output" in Figure 9.4.2.

9.3 Block description of pulse output port 1

	-			-		
pulse be ap	width n plied (1	ut pins where nodulation is to Timers used for n modulation)	Pulse width modu- lation timer select bits (bits 5, 4 at address A0 ₁₆)	lation enable bit 2		
Pulse mode 0	4 pins	RTP2₃ to RTP2₀ (Timer A6)	00	×	×	1
		RTP31, RTP30, RTP23 to RTP20 (Timer A6)	00	×	×	1
Pulse	In a	RTP31, RTP30, RTP23 (Timer A7)	01	x	1	x
mode 1	o pino	RTP22 to RTP20 (Timer A6)		×	×	1
		RTP31, RTP30 (Timer A9)		1	×	×
	In a unit of 2 pins	RTP23, RTP22 (Timer A7)	10	×	1	×
		RTP21, RTP20 (Timer A6)		×	×	1

Table 9.3.4 Pulse-width-modulation-relevant bits

X: It may be either "0" or "1."

9.3 Block description of pulse output port 1

9.3.3 Port P5 direction register

The pulse output trigger input pin is multiplexed with port P52 pin.

When using pin P5₂/RTP_{TRG1} as a pulse output trigger input pin, be sure to clear the port P5 direction register's bit, corresponding to port P5₂ pin, in order to set this port P5₂ pin for the input mode. Figure 9.3.4 shows the relationship between port P5 direction register and a pulse output trigger input pin.

ort P	5 direcition register (Address D	16)		
Bit	Corresponding pin	Function	At reset	R/V
0	Nothing is assigned.		Undefined	_
1	Pin INT ₁	0 : Input mode	0	R٧
2	Pin RTPTRG1 (Pin INT2)	1 : Output mode When using this pin as a pulse output trigger	0	RV
3		input pin, be sure to clear the corresponding bit to "0."		RV
4	Nothing is assigned.		Undefined	_
5	Pin INT5/TB0IN/IDW	0 : Input mode	0	R۷
6	Pin INT ₆ /TB1 _{IN} /IDV	- 1 : Output mode	0	R۷
7	Pin INT7/TB2IN/IDU		0	R٧

Fig. 9.3.4 Relationship between port P5 direction register and pulse output trigger input pin

9.3 Block description of pulse output port 1

9.3.4 Timers A5 to A9

Timers A5 and A8 are used as control registers; each generates a pulse output trigger. When using timers A5 and A8, be sure to use them in the timer mode. (Refer to section **"7.3 Timer mode."**)

When performing the pulse width modulation, be sure to use timers A6, A7, A9 in the pulse width modulation mode. (Refer to section "**7.6 Pulse width modulation (PWM) mode.**") Note that, from pin P2₂/TA9_{OUT}, a PWM pulse by timer A9 is output. When it is unnecessary to output a PWM pulse, be sure to clear bit 2 of the timer A9 mode register (address DA₁₆) to "0." At this time, pin P2₂ can be used as a programmable I/O port pin.

Figure 9.3.5 shows the structure of the timer A5 and A8 mode registers (pulse output port 1); Figure 9.3.6 shows the structures of the timer A6, A7, A9 mode registers (pulse output port 1 with pulse width modulation used).

imer /	A8 mode register (Address D	916)	0	0 0 0	0
Bit	Bit name	Functions		At reset	R/W
0	Fix these bits to "0000002" in	the pulse output port mode.		0	RW
1				0	RW
2				0	RW
3				0	RW
4				0	RW
5				0	RW
6	Count source select bits	See Table 7.2.3.		0	RW
7				0	RW

Fig. 9.3.5 Structure of timer A5 and A8 mode registers (pulse output port 1)

9.3 Block description of pulse output port 1

Г

imer /	A6 mode register (Address D716 A7 mode register (Address D816			
Bit	Bit name	Functions	At reset	R/V
0	Fix these bits to "000112" in the	pulse output port mode.	0	RW
1	_		0	RW
2	_		0	RW
3	_		0	RW
4	-		0	RV
5	16/8-bit PWM mode select bit	0 : 16-bit pulse width modulator 1 : 8-bit pulse width modulator	0	RV
6	Count source select bits	See Table 7.2.3.	0	R٧
7			0	R٧
imer /	A9 mode register (Address DA1	6) b7 b6 b5	b4 b3 b2 0 0	b1
imer / Bit	Bit name	6) [Functions	·	1
		6) [Functions	0 0	1 R/V
Bit	Bit name	6) [Functions	0 0 At reset	1 R/V RV
Bit 0	Bit name	6) [Functions	0 0 At reset 0 0 0	1 R/V RW RW
Bit 0 1	Bit name Fix these bits to "11 ₂ " in the puls	 Functions Functions e output port mode. 0 : No pulse output (TA9our pin functions as a programmable I/O port pin.) 1 : Pulse output (TA9our pin functions as a PWM pulse output pin.) 	0 0 At reset 0 0 0	1 R/V RV RV
Bit 0 1 2	Bit name Fix these bits to "112" in the puls Pulse output function select bit	 Functions Functions e output port mode. 0 : No pulse output (TA9our pin functions as a programmable I/O port pin.) 1 : Pulse output (TA9our pin functions as a PWM pulse output pin.) 	00At reset000	R/V RV RV RV
Bit 0 1 2 3	Bit name Fix these bits to "112" in the puls Pulse output function select bit	 Functions Functions e output port mode. 0 : No pulse output (TA9our pin functions as a programmable I/O port pin.) 1 : Pulse output (TA9our pin functions as a PWM pulse output pin.) 	0 0 At reset 0 0 0 0	
Bit 0 1 2 3 4	Bit name Fix these bits to "112" in the puls Pulse output function select bit Fix these bits to "002" in the puls	 Functions Functions e output port mode. 0 : No pulse output (TA9our pin functions as a programmable I/O port pin.) 1 : Pulse output (TA9our pin functions as a PWM pulse output pin.) se output port mode. 0 : 16-bit pulse width modulator 	0 0 At reset 0 0 0 0 0	R/V RW RW RW RW

Fig. 9.3.6 Structures of timer A6, A7, A9 mode registers (pulse output port 1 with pulse width modulation used)

9.3 Block description of pulse output port 1

9.3.5 Pin P4OUTcut (pulse-output-cutoff signal input pin)

When a falling edge is input to pin $\overline{P4OUT_{cur}}$, the waveform output control bit 1 (bit 7 at address A0₁₆) becomes "0" and the pulse output pins enter the floating state. (In other words, pulse output becomes disabled.) The pulse output pins where pulse output is to be inactive depend on the pulse output mode.

- Pulse mode 0: RTP20 to RTP23
- Pulse mode 1: RTP20 to RTP23, RTP30, RTP31

When restarting pulse output after the pulse output becomes inactive, be sure to return the input level at pin $\overline{P4OUT_{CUT}}$ to "H" level; and then, be sure to set the waveform output control bit 1 to "1." When the input level at pin $\overline{P4OUT_{CUT}}$ is "L" level, the waveform output control bit 1 cannot be "1."

Also, at this time, bits 0 through 7 of the port P4 direction register (address C_{16}) become "00000002." (Refer to section "**5.2.3 Pin P4OUT**cut/**INT**o.") Therefore, if it is necessary to switch port pins P6₀ through P6₇ to port output pins, be sure to do as follows:

- ① Return the input level at pin $\overline{P4OUT_{CUT}}$ to "H" level.
- ② Write data to the port P4 register (address A₁₆)'s bits, corresponding to the port P4 pins which will output data.
- ③ Set the port P4 direction register's bits, corresponding to the port P4 pins in ②, to "1" in order to set these port pins to the output mode.

When the input level at pin P4OUTcut is "L" level, no bit of the port P4 direction register can be "1."

Figure 9.3.7 shows the relationship between the $\overline{P4OUT_{CUT}}$ input, waveform output control bit 1, and pulse output pin.

Note that, when not making the pulse output inactive by using pin $\overline{P4OUT_{cut}}$, be sure to connect pin $\overline{P4OUT_{cut}}$ to Vcc via a resistor.




Fig. 9.3.7 Relationship between P4OUTcut input, waveform output control bit 1, and pulse output pin

9.4 Setting of pulse output port mode

9.4 Setting of pulse output port mode

Figures 9.4.1 to 9.4.5 show an initial setting example for registers relevant to the pulse output port mode, where pins RTP0₀ to RTP0₃, RTP1₀, RTP1₁ are used as pulse output pins and an underflow of timer A0 is used as a pulse output trigger (pulse mode 1 of pulse output port 0). Note that when using interrupts, set up to enable the interrupts. For details, refer to "CHAPTER 6. INTERRUPTS." The above setting example is also applied to the case of pulse output port 1. Each right side of Figures 9.4.1 to 9.4.5 shows registers used in pulse output port 1.





Fig. 9.4.1 Initial setting example for registers relevant to pulse output port 0 (pulse mode 1) (1)






Fig. 9.4.3 Initial setting example for registers relevant to pulse output port 0 (pulse mode 1) (3)




Fig. 9.4.4 Initial setting example for registers relevant to pulse output port 0 (pulse mode 1) (4)




Fig. 9.4.5 Initial setting example for registers relevant to pulse output port 0 (pulse mode 1) (5)

9.5 Pulse output port mode operation

9.5 Pulse output port mode operation

The operation of pulse output port 0 is described below and is also applied to the operation of pulse output port 1.

9.5.1 Pulse output trigger

(1) RTP0₀ to RTP0₃ in pulse mode 0; RTP0₀ to RTP0₃, RTP1₀, RTP1₁ in pulse mode 1

The pulse output trigger can be selected from an internal trigger and an external trigger. When the pulse output trigger select bits (bits 7, 6 at address $A8_{16}$) = "00₂," an internal trigger is selected; when these bits = "01₂," "10₂," or "11₂," an external trigger is selected.

Internal trigger

A trigger occurs at an underflow of timer A0. This trigger occurrence can be confirmed by using the timer A0 interrupt request bit.

External trigger

A trigger occurs at a valid edge input to pin RTP_{TRG0} (Note). This trigger occurrence can be confirmed by using the $\overline{INT_3}$ interrupt request bit. Table 9.5.1 lists the setting of $\overline{INT_3}$ according to valid edges.

When using pin P5₃/RTP_{TRG0} as an input pin for an external trigger, be sure to clear the port P5 direction register's bit, corresponding to port P5₃ pin, in order to set the port P5₃ pin to the input mode.

Note: This is set by the pulse output trigger select bits (bits 7, 6 at address A8₁₆).

Table 9.5.1 Setting of INT ₃ according to valid edges	Table 9.5.1	Setting	of	INT ₃	according	to	valid	edges
--	-------------	---------	----	-------------------------	-----------	----	-------	-------

Valid edge input to pin RTPTRGO	Setting of INT ₃ (Note)
Falling	Falling (edge sense)
Rising	Rising (edge sense)
Falling and Rising	Falling and Rising (edge sense): used alternately

Note: Refer to section "6.10 External interrupts."

(2) RTP1 $_0$ to RTP1 $_3$ in pulse mode 0; RTP1 $_2$, RTP1 $_3$ in pulse mode 1

The pulse output trigger is an internal trigger.

A trigger occurs at an underflow of timer A3. This trigger occurrences can be confirmed by using the timer A3 interrupt request bit.

9.5 Pulse output port mode operation

9.5.2 Operation at internal trigger

- ① When the timer Ai (i = 0, 3) count start bit is set to "1," the counter starts counting of a count source.
- ② The contents of the pulse output data bits of three-phase output data registers 0, 1 are output from the corresponding pulse output pins at each underflow of timer Ai. While the pulse width modulation is selected, the pulse width modulation is performed for "H" level output.
- The timer reloads the contents of the reload register and continues counting.
- ③ The timer Ai interrupt request bit is set to "1" when the counter underflows in ②. The interrupt request bit retains "1" until the interrupt request is accepted or it is cleared to "0" by software.
- ④ Write the next output data into three-phase output data registers 0, 1 during a timer Ai interrupt routine (or after the confirmation of a timer Ai interrupt request occurrence.)

Figures 9.5.1 to 9.5.3 show examples of pulse output port mode operations.




Fig. 9.5.1 Example of pulse output port mode operation (1)

9.5 Pulse output port mode operation




Fig. 9.5.2 Example of pulse output port mode operation (2)

9.5 Pulse output port mode operation

	n : Reloaded value
er content (Hex.	Starts counting Starts pulse outputting
Timer A0's counter contents (Hex.)	
Contents of bits 5 to 0 of three-phase output data register (
PWM signa by timer A1	
PWM signa by timer A2	
PWM signa by timer A4	
RTP0₀ output	Undefined *2
RTP0₁ output	Undefined *2
RTP02 output	Undefined *2
RTP0₃ output	Undefined *2
RTP1₀ output	Undefined *2
RTP1₁ output	Undefined *2
Timer A0 interrup request bi	
	 *1 : Written by software *2 : When avoiding undefined output in these terms (in other words, when stabilizing these output level), be sure to follow the procedure "Processing of avoiding undefined output before starting pulse output" in Figure 9.4.2. *3 : Cleared to "0" by an interrupt request acceptance or cleared by software. The above applies when the following conditions are satisfied: Pulse mode 1 selected Pulse width modulation applied (in a unit of 2 pins; timers A1, A2, and A4 are used.) Positive polarity

Fig. 9.5.3 Example of pulse output port mode operation (3)

9.5 Pulse output port mode operation

9.5.3 Operation at external trigger

- ① Each time when a valid edge of a signal input to pin RTP_{TRG0} (Note) is input, the contents of the pulse output data bits of three-phase output data register 0 are output from the corresponding pulse output pins. When the pulse width modulation is selected, the pulse width modulation is applied to "H" level output.
- ② The INT₃ interrupt request bit is set to "1" when a valid edge (①) is input. (Refer to section "9.5.1 Pulse output trigger.") The interrupt request bit retains "1" until the interrupt request is accepted or it is cleared by software.
- ⁽³⁾ Write the next output data into three-phase output data register 0 during an $\overline{INT_3}$ interrupt routine (or after the confirmation of an $\overline{INT_3}$ interrupt request occurrence).

Note: This is set by the pulse output trigger select bits (bits 7, 6 at address A8₁₆).

PULSE OUTPUT PORT MODE

[Precautions for pulse output port mode]

[Precautions for pulse output port mode]

1. When using pulse output port 0, be sure to set the relevant registers after setting the waveform output select bits (bits 2 to 0 at address A6₁₆). When not using pulse output port 0 and three-phase waveform mode, be sure to fix the waveform output

When not using pulse output port 0 and three-phase waveform mode, be sure to fix the waveform output select bits (bits 2 to 0 at address $A6_{16}$) to "000₂."

2. When using pulse output port 1, be sure to set the relevant registers after setting the waveform output select bits (bits 2 to 0 at address A0₁₆).

When not using pulse output port 1, be sure to fix the waveform output select bits (bits 2 to 0 at address $A0_{16}$) to " 000_2 ."

- 3. When performing the pulse width modulation in pulse output port 0, be sure to use timers A1, A2, A4 in the pulse width modulation mode. (Refer to section "7.6 Pulse width modulation (PWM) mode.") Note that, from pin P2₀/ TA4_{OUT}, a PWM pulse by timer A4 is output. When it is unnecessary to output a PWM pulse, be sure to clear bit 2 of the timer A4 mode register (address 5A₁₆) to "0." At this time, pin P2₀ can be used as a programmable I/O port pin.
- 4. When performing the pulse width modulation in pulse output port 1, be sure to use timers A6, A7, A9 in the pulse width modulation mode. (Refer to section "7.6 Pulse width modulation (PWM) mode.") Note that, from pin P2₂/ TA9_{OUT}, a PWM pulse by timer A9 is output. When it is unnecessary to output a PWM pulse, be sure to clear bit 2 of the timer A9 mode register (address DA₁₆) to "0." At this time, pin P2₂ can be used as a programmable I/O port pin.
- 5. Note that, when not making the pulse output inactive by input of a falling edge to pin P6OUTcut or P4OUTcut, be sure to connect pin P6OUTcut or P4OUTcut to Vcc via a resistor.

CHAPTER 10 THREE-PHASE WAVEFORM MODE

- 10.1 Overview10.2 Block description
- 10.3 Three-phase mode 0
- 10.4 Three-phase mode 1
- 10.5 Three-phase waveform output fixation
- 10.6 Position-data-retain function

[Precautions for three-phase waveform mode]

10.1 Overview

10.1 Overview

The three-phase waveform mode serves as follows: three-phase waveforms (3 positive waveforms and 3 negative waveforms) are output from the three-phase waveform output pins. The three-phase waveform mode consists of "three-phase mode 0" and "three-phase mode 1."

Table 10.1.1 lists the specifications of the three-phase waveform mode, Table 10.1.2 lists the comparison of operations in three-phase mode 0 and 1, and Figure 10.1.1 shows the comparison of waveforms in three-phase mode 0 and 1.

Item		Specifications
Three-phase waveform output pins	6 pins (U, Ū, V, V, W,	W)
Three-phase-waveform-output-	P6OUTcut (Input of fa	alling edge)
forcibly-cutoff signal input pin		
Operation modes	Three-phase mode 0	A timer A3 interrupt request occurs at each timer A3 underflow.
	Three-phase mode 1	A timer A3 interrupt request occurs at each second timer A3
		underflow or forth one.
Timer to be used	Timers A0 through A2	2 (Used in the one-shot pulse mode)
	• Timer A0 : W- and	W-phase waveform control
	• Timer A1 : V- and V	\bar{V} -phase waveform control
	• Timer A2 : U- and Ī	J-phase waveform control
	Timer A3 (Used in the	e timer mode)
	Output period contr	rol
Three-phase waveform	$\frac{1}{f}$ to $\frac{1}{f}$	× 65536
period	$\frac{1}{f_1}$ to $\frac{1}{f_{4096}}$	× 05550
Output waveform and	Saw-tooth-wave mo-	$\frac{1}{1}$ to $\frac{1}{1}$ X 65535 (Note)
Output width	dulation output	$\frac{1}{f_1}$ to $\frac{1}{f_{4096}}$ X 65535 (Note)
	Triangular wave mo-	$\frac{1}{f_{1}}$ X 2 to $\frac{1}{f_{room}}$ X 65535 X 2 (Note)
	dulation output	$\frac{1}{f_1}$ x 2 10 $\frac{1}{f_{4096}}$ x 65535 x 2 (Note)
	Fixed level output	Each of the U, V, W phases is fixed to an arbitrary level.
		Each of the $\overline{U},\overline{V},\overline{W}$ phases is fixed to the reversed level of the
		corresponding positive phase (the U, V, W phases).
Dead time (width)	Dead-time timer is us	ed.
	See Table 10.2.1.	


Table 1	0.1.1	Specifications	of	three-	phase	waveform	mode
	0.1.1	opconnoutions	U 1	the co	phuse	marciolini	moue

Note: This value does not include the dead time.

Table 10.1.2 Comparison	of operations in th	hree-phase mode 0 and 1
-------------------------	---------------------	-------------------------

	Three-phase mode 0	Three-phase mode 1
Timer A3 interrupt request	Each timer A3 underflow	Each second timer A3 underflow or forth
occurrence interval		one is selected by software.
Timers A0 through A2	Each timer uses one register.	Each timer uses two registers alternately.
Output polarity	• By software, the output polarity can be set to the	• By software, the output polarity can be set
	output polarity set buffer of the U, V, or W phases.	to the three-phase output polarity set buffer.
	• If necessary, the contents of each output	• At each period, the contents of the three-
	polarity set buffer are reversed by software.	phase output polarity set buffer are reversed
		by hardware.

10.1 Overview





10.2 Block description

10.2 Block description

Figure 10.2.1 shows the block diagram of the three-phase waveform mode, and explanation of registers relevant to the three-phase waveform mode is described below.

The following registers are common to pulse output port 0 and three-phase waveform mode:

- Waveform output mode register (address A616)
- Three-phase output data register 0 (address A816)
- Three-phase output data register 1 (address A9₁₆)

When using the three-phase waveform mode, be sure to fix the waveform output select bits (bits 2 through 0 at address $A6_{16}$) to "100₂," and then, set the relevant registers.

When not using pulse output port 0 and three-phase waveform mode, be sure to fix the waveform output select bits (bits 2 through 0 at address $A6_{16}$) to " 000_2 ."




Fig. 10.2.1 Block diagram of three-phase waveform mode

10.2 Block description

10.2.1 Waveform output mode register

Figure 10.2.2 shows the structure of the waveform output mode register (the three-phase waveform mode). Note that writing to bits 0 through 6 of this register must be performed when the counting in timers A0 through A3 is halts.

Vavefo	orm output mode register (Address A	A616)	1	0
Bit	Bit name	Function	At reset	R/W
0	Waveform output select bits (Note 1)	^{b2b1b0} 1 0 0 : Three-phase waveform mode	0	RW
1			0	RW
2			0	RW
3	Three-phase output polarity set buffer (Valid in three-phase mode 1) (Note 2)	0 : "H" output 1 : "L" output	0	RW
4	Three-phase mode select bit	0 : Three-phase mode 0 1 : Three-phase mode 1	0	RW
5	Invalid in the three-phase waveform m	Invalid in the three-phase waveform mode.		RW
6	Dead-time timer trigger select bit (Note 3)	 0: Both falling and rising edges of one-shot pulse for timers A0 to A2 1: Only the falling edge of one-shot pulse for timers A0 to A2 	0	RW
7	Waveform output control bit	0 : Waveform output disabled 1 : Waveform output enabled	0	RW

Notes 1: When not using pulse output port 0 and three-phase waveform mode, be sure to fix these bits to "0002." 2: This bit is invalid in three-phase mode 0.

3: When the saw-tooth-wave modulation output is performed, be sure to fix this bit to "0." 4: Writing to any of bits 0 to 6 must be performed while counting for timers A0 to A3 halts.

Fig. 10.2.2 Structure of waveform output mode register (three-phase waveform mode)

10.2 Block description

(1) Three-phase output polarity set buffer (bit 3)

This bit serves as the buffer to set the output polarity of the three-phase waveform and is used in three-phase mode 1. (Refer to section "10.2.9 Output polarity set toggle flip-flop.")

- (2) Three-phase mode select bit (bit 4) This bit is used to select three-phase mode 0 or 1.
- (3) Dead-time timer trigger select bit (bit 6)

This bit is used to select a trigger of the dead-time timer. The saw-tooth-wave modulation requires that this bit is fixed to "0."

(4) Waveform output control bit (bit 7)

Setting of this bit to "1" allows the three-phase waveform output from the three-phase waveform output pins. Clearance of this bit to "0" makes the three-phase waveform output pins floating. When a falling edge is input to pin $\overline{P6OUT_{CUT}}$, this bit becomes "0." (See Figure 10.2.15.)

10.2 Block description

10.2.2 Dead-time timer register

Figure 10.2.3 shows the structure of the Dead-time timer register.

Dead-tii	me timer (Address A7 ₁₆)	Γ		
Bit	Function		At reset	R/W
DIL	Function		Al Tesel	r./ VV
7 to 0	A value in the range from "0016" to "FF16" can be set.		Undefined	WO
ote: Use	e the MOVMB (MOVM when m = 1) or STAB (STA when m = 1) instructior	n for writing to t	his register.	

Fig. 10.2.3 Structure of dead-time timer register

The dead-time timer is used to count the time to prevent "L" level of positive waveform outputs from overlapping with "L" level of their negative waveform outputs. (This time is referred to as "dead time.") Figure 10.2.4 shows the structure of the dead-time timer.




Fig. 10.2.4 Structure of dead-time timer

10.2 Block description

When a certain value is written to the dead-time timer register, this value is written to the dead-time reload register. The M37905 has three dead-time timers, and they are independent each other. When a trigger is generated due to each of timers A0 through A2, the contents of the dead-time timer reload register are reloaded; and then, the selected count source is counted down. Simultaneously, the one-shot pulse is output. A trigger is selected by the dead-time timer trigger select bit (bit 6 at address A6₁₆), and the count source is selected by the clock-source-of-dead-time-timer select bits (bits 7, 6 at address A8₁₆). When an underflow occurs, the counting becomes inactive.

Figure 10.2.5 shows the relationship between the dead-time timer's pulse and trigger, and Table 10.2.1 lists the pulse width of the dead-time timer.




Fig. 10.2.5 Relationship between dead-time timer's pulse and trigger

Table 10.2.1 Pulse width of dead-time tir	ner
---	-----

	Trigger	Pulse	width
State at trigger input	Edge	n : 0016	n : 0116 through FF16
Dead-time timer:	Rising edge of timer Ai one-shot	oco v 1	(), (1
inactive	pulse	258 X <u>1</u> fi	(n+2) X $\frac{1}{f_i}$
	Falling edge of timer Ai one-shot	257 × $\frac{1}{f_1}$, , , , 1
	pulse	$257 \times \frac{1}{f_i}$	(n+1) X <u>f</u> i
Dead-time timer:	Rising edge of timer Ai one-shot		
active	pulse (Re-trigger)	$257 \times \frac{1}{1}$	(n+1) X <u>1</u>
	Falling edge of timer Ai one-shot	$257 \times \frac{1}{f_i}$ (Note)	(II+I) A fi (Note)
	pulse (Re-trigger)	(Note)	(NOTE)

n: A value which is set in the dead-time timer (address A716)

f: The dead-time timer's clock source (f₂, f₂/2, f₂/4)

Note: Width of pulse starting from a re-trigger occurrence timing

10.2 Block description

10.2.3 Three-phase output data register 0

Figure 10.2.6 shows the structure of the three-phase output data register 0 (the three-phase waveform mode).

For bits 7 and 6, refer to section "10.2.2 Dead-time timer."

Bit	Bit name	Function	At reset	R/W
0	W-phase output fix bit	0 : Released from output fixation 1 : Output fixed	0	RW
1	V-phase output fix bit	0 : Released from output fixation 1 : Output fixed	0	RW
2	U-phase output fix bit	0 : Released from output fixation 1 : Output fixed	0	RW
3	W-phase output polarity set buffer (Valid in three-phase mode 0.) (Note)	0 : "H" output 1 : "L" output	0	RW
5, 4	Invalid in the three-phase wavefor	rm mode.	0	RW
6	Clock-source-of-dead-time-timer select bits	^{b7 b6} 0 0 : f ₂ 0 1 : f ₂ /2	0	RW
7		1 0 : f₂/4 1 1 : Do not select.	0	RW

Fig. 10.2.6 Structure of three-phase output data register 0 (three-phase waveform mode)

(1) W-phase output fix bit (bit 0)

Setting of this bit to "1" fixes the output level at the W-phase waveform output pin to the level which is selected by the W-phase fixed output's polarity set bit (bit 0 at address $A9_{16}$); vice versa, the output level at the \overline{W} -phase waveform output pin is reversed.

(2) V-phase output fix bit (bit 1)

Setting of this bit to "1" fixes the output level at the V-phase waveform output pin to the level which is selected by the V-phase fixed output's polarity set bit (bit 1 at address A9₁₆); vice versa, the output level at the \overline{V} -phase waveform output pin is reversed.

(3) U-phase output fix bit (bit 2)

Setting of this bit to "1" fixes the output level at the U-phase waveform output pin to the level which is selected by the U-phase fixed output's polarity set bit (bit 2 at address $A9_{16}$); vice versa, the output level at the \overline{U} -phase waveform output pin is reversed.

(4) W-phase output polarity set buffer (bit 3)

This bit serves as the buffer to set the W-phase output polarity and is used in three-phase mode 0. (Refer to section "10.2.9 Output polarity set toggle flip-flop.")

10.2 Block description

10.2.4 Three-phase output data register 1

Figure 10.2.7 shows the structure of the three-phase output data register 1 (the three-phase waveform mode).

nree-	phase output data register 1 (Ac	ddress A9 ₁₆)	X	
Bit	Bit name	Function	At reset	R/W
0	W-phase fixed output's polarity set bit (Note 1)	0 : "H" output fixed 1 : "L" output fixed	0	RW
1	V-phase fixed output's polarity set bit (Note 2)	0 : "H" output fixed 1 : "L" output fixed	0	RW
2	U-phase fixed output's polarity set bit (Note 3)	0 : "H" output fixed 1 : "L" output fixed	0	RW
3	Invalid in the three-phase wavefo	rm mode.	0	RW
4	V-phase output polarity set buffer (in three-phase mode 0)	0 : "H" output 1 : "L" output	0	RW
	Interrupt request interval set bit (in three-phase mode 1)	0 : Every second time 1 : Every forth time		
5	U-phase output polarity set buffer (in three-phase mode 0)	0 : "H" output 1 : "L" output	0	RW
	Interrupt validity output select bit (in three-phase mode 1)	 0 : An interrupt request occurs at each even-number- ed underflow of timer A3 1 : An interrupt request occurs at each odd-number- ed underflow of timer A3 		
7, 6	Invalid in the three-phase wavefo	rm mode.	0	RW

Notes 1: Valid when the W-phase output fix bit (bit 0 at address A8₁₆) = "1." Be sure not to change the value during output of a fixed value.

- 2: Valid when the V-phase output fix bit (bit 1 at address A8₁₆) = "1." Be sure not to change the value during output of a fixed value.
- **3:** Valid when the U-phase output fix bit (bit 2 at address A8₁₆) = "1." Be sure not to change the value during output of a fixed value.

Fig. 10.2.7 Structure of three-phase output data register 1 (three-phase waveform mode)

10.2 Block description

(1) W-phase fixed output's polarity set bit (bit 0)

Clearance of this bit to "0" fixes the output level at the W-phase waveform output pin to "H"; vice versa, setting of this bit to "1" fixes the output level at the W-phase waveform output pin to "L." The output level at the \overline{W} -phase waveform output pin is reversed.

Note that this bit is valid only when the W-phase output fix bit (bit 0 at address A816) = "1."

(2) V-phase fixed output's polarity set bit (bit 1)

Clearance of this bit to "0" fixes the output level at the V-phase waveform output pin to "H"; vice versa, setting of this bit to "1" fixes the output level at the V-phase waveform output pin to "L." The output level at the \overline{V} -phase waveform output pin is reversed. Note that this bit is valid only when the V-phase output fix bit (bit 1 at address A8₁₆) = "1."

(3) U-phase fixed output's polarity set bit (bit 2)

Clearance of this bit to "0" fixes the output level at the U-phase waveform output pin to "H"; vice versa, setting of this bit to "1" fixes the output level at the U-phase waveform output pin to "L." The output level at the \overline{U} -phase waveform output pin is reversed. Note that this bit is valid only when the U-phase output fix bit (bit 2 at address A8₁₆) = "1."

(4) V-phase output polarity set buffer (bit 4) (in three-phase mode 0)

This bit serves as the buffer to set the V-phase output polarity. (Refer to section "10.2.9 Output polarity set toggle flip-flop.")

Interrupt request interval set bit (bit 4) (in three-phase mode 1)

Clearance of this bit to "0" generates a timer A3 interrupt request at every second time; vice versa, setting of this bit to "1" generates a timer A3 interrupt request at every forth time. (Refer to section "**10.4 Three-phase mode 1.**")

(5) U-phase output polarity set buffer (bit 5) (in three-phase mode 0)

This bit serves as the buffer to set the U-phase output polarity. (Refer to section "10.2.9 Output polarity set toggle flip-flop.")

Interrupt validity output select bit (bit 5) (in three-phase mode 1)

Clearance of this bit to "0" generates a timer A3 interrupt request at every even-numbered underflow of timer A3; vice versa, setting of this bit to "1" generates a timer A3 interrupt request at every odd-numbered underflow of timer A3.

(Refer to section "10.4 Three-phase mode 1.")

10.2 Block description

10.2.5 Position-data-retain function control register

Figure 10.2.8 shows the structure of the position-data-retain function control register. For details of the position-data-retain function, refer to section **"10.6 Position-data-retain function."**

ositior	n-data-retain function control reg	gister (Address AA ₁₆)		
Bit	Bit name	Function	At reset	R/W
0	W-phase position data retain bit	Input level at pin IDW is read out. 0 : "L" level 1 : "H" level	0	RO
1	V-phase position data retain bit	Input level at pin IDV is read out. 0 : "L" level 1 : "H" level	0	RO
2	U-phase position data retain bit	Input level at pin IDU is read out. 0 : "L" level 1 : "H" level	0	RO
3	Retain-trigger polarity select bit	0 : Falling edge of positive phase 1 : Rising edge of positive phase	0	RW
7 to 4	Nothing is assigned.		Undefined	—

Fig. 10.2.8 Structure of position-data-retain function control register

(1) W-phase position data retain bit (bit 0)

This bit is used to retain the input level at pin IDW.

- (2) V-phase position data retain bit (bit 1) This bit is used to retain the input level at pin IDV.
- (3) U-phase position data retain bit (bit 2) This bit is used to retain the input level at pin IDU.

(4) Retain-trigger polarity select bit (bit 3)

This bit is used to select the trigger polarity to retain the position data. When this bit = "0," the falling edge of each positive phase is selected. When this bit = "1," the rising edge of each positive phase is selected.

10.2.6 Port P5 direction register

The position-data input pins are multiplexed with port P5 pin.

When using these pins as position-data-input pins, clear the corresponding bits of the port P5 direction register to "0" in order to set these port pins for the input mode.

Figure 10.2.9 shows the relationship between the port P5 direction register and position-data-input pins.

ort P5	5 direction register (Address D ₁₆)			
Bit	Corresponding pin	Functions	At reset	R/W
0	Nothing is assigned.		Undefined	_
1	Pin INT ₁	0 : Input mode	0	RW
2		- 1 : Output mode	0	RW
3			0	RW
4	Nothing is assigned.		Undefined	_
5	Pin IDW (Pin INT5/TB0IN)	0 : Input mode 1 : Output mode	0	RW
6	Pin IDV (Pin INT6/TB11N)		0	RW
7	Pin IDU (Pin INT7/TB21N)	When using this pin as a position-data input pin, be sure to clear the corresponding bit to "0."	0	RW

Fig. 10.2.9 Relationship between port P5 direction register and position-data-input pins

10.2.7 Timers A0 through A2

Each of timers A0 through A2 is used to control the output width of each phase, and these timers are used in the one-shot pulse mode.

Figure 10.2.10 shows the structure of timer A0/A1/A2 mode register (in the three-phase waveform mode). Because the underflow signal of timer A3 serves as a trigger for timers A0 through A3, it is unnecessary to set the one-shot start bit to "1."

Note that, in three-phase mode 1, each of timers A0 through A2 has the following two registers: timer A0/A1/A2 register (addresses 46_{16} and 47_{16} , 48_{16} and 49_{16} , $4A_{16}$ and $4B_{16}$) and timer A0₁/A1₁/A2₁ register (addresses D0₁₆ and D1₁₆, D2₁₆ and D3₁₆, D4₁₆ and D5₁₆). These two registers are used to control the output width.


Figure 10.2.11 shows the structures of the timer A0/A1/A2 mode register and timer A0₁/A1₁/A2₁ register.

10.2 Block description

		ses 5616 to 5816)	0 1 1 0	1_0
Bit	Bit name	Function	At reset	R/W
0	Fix these bits to "0110102" in the	he three-phase waveform mode.	0	RW
1			0	RW
2			0	RW
3			0	RW
4			0	RW
5			0	RW
6	Count source select bits	See Table 7.2.3.	0	RW
7			0	RW

Fig. 10.2.10 Structure of timer A0/A1/A2 mode register (three-phase waveform mode)

Timer A	2 register (Addresses 4B ₁₆ , 4A ₁₆)				
Bit	Function		At reset	R/W	
15 to 0	Any value in the range from "0000 ₁₆ " to "FFFF ₁₆ " can be set. Assuming that the set value = n, the "H" level width of the one-shot pulse is expressed as follows : $\frac{n}{f_{L}}$		Undefined	WO	
Note: Use Writ	ncy of count source a the MOVM or STA(STAD) instruction for writing ing to this register must be performed in a unit of 01 register (Addresses D1 ₁₆ , D0 ₁₆)	16 bits.	(1.0)		
Note: Use Writ Timer A Timer A	e the MOVM or STA(STAD) instruction for writing ing to this register must be performed in a unit of	•	(b8) b0 b7		b0
Note: Use Writ Timer A Timer A	e the MOVM or STA(STAD) instruction for writing ing to this register must be performed in a unit of 01 register (Addresses D116, D016) 11 register (Addresses D316, D216) 21 register (Addresses D516, D416)	16 bits. (b15)		At reset	b0 R/W
Note: Use Writ Timer A Timer A Timer A	e the MOVM or STA(STAD) instruction for writing ing to this register must be performed in a unit of 01 register (Addresses D116, D016) 11 register (Addresses D316, D216) 21 register (Addresses D516, D416)	(b15) b7 motion FF16 can be set.	b0́b7	At reset Undefined	



L

10.2 Block description

10.2.8 Timer A3

Timer A3 is used to control the carrier's period of the whole three-phase waveform and is used in the timer mode.

Note that a pulse is output, due to timer A3, from pin P6₆/TA3_{OUT}. (Refer to section "**7.3.3 Select function**; (2) Pulse output function.") When not outputing the pulse, be sure to clear bit 2 of the timer A3 mode register (address 59₁₆) to "0." At this time, pin P6₆ can be used as a programmable I/O port pin. Figure 10.2.12 shows the structure of the timer A3 mode register (the three-phase waveform mode).

mer A	A3 mode register (Address 5916)	0	0 0	0
Bit	Bit name	Function	At reset	R/V
0	Fix these bits to "002" in the thr	ee-phase waveform mode.	0	RV
1			0	RW
2	Pulse output function select bit	 0 : No pulse output (TA3our pin functions as a programmable I/O port pin.) 1 : Pulse output (TA3our pin functions as a pulse outpt pin.) 	0	RW
3	Fix these bits to "0002" in the th	nree-phase waveform mode.	0	RW
4			0	RV
5			0	RV
6	Count source select bits	See Table 7.2.3.	0	RV
7			0	RW

Fig. 10.2.12 Structure of timer A3 mode register (three-phase waveform mode)

10.2 Block description

10.2.9 Output polarity set toggle flip-flop

The output polarity set toggle flip-flops 0 through 2 are used to control the output polarity of the positive and negative phases of the three-phase waveform.

In three-phase mode 0, values are set into the U-, V-, W-phase output polarity set buffer (bits 5 and 4 at address A9₁₆ and bit 3 at address A8₁₆).

In three-phase mode 1, a value is set into the three-phase output polarity set buffer (bit 3 at address A6₁₆). These bits are transferred to the output polarity set toggle flip-flop at an underflow of timer A3.

The contents of the output polarity set toggle flip-flop are reversed at the end of the timer A0/A1/A2 one-shot pulse.

Table 10.2.2 lists the relationship between the contents of the output polarity set toggle flip-flop and the output level, and Figure 10.2.13 shows the operations of the output polarity set buffer and output polarity set toggle flip-flop.

Table 10.2.2 Relationship between contents of output polarity set toggle flip-flop and output level

Contents of output polarity set toggle flip-flop	Output level of positive phase	Output level of negative phase
0	Н	L
1	L	н




Fig. 10.2.13 Operations of output polarity set buffer and output polarity set toggle flip-flop

10.2 Block description

10.2.10 Three-phase waveform mode I/O pins

When the three-phase waveform mode is selected, port P6₀ through P6₅ pins become the three-phase waveform output pins, pin $\overline{P6OUT_{CUT}}$ becomes the three-phase-waveform-output-forcibly-cutoff signal input pin. Figure 10.2.14 shows the pins used in the three-phase waveform mode.

	Ν	/37905	
		P65/TA2IN/U/RTP11	ightarrow U-phase waveform output
		P64/TA2out/V/RTP10	\rightarrow V-phase waveform output
		P63/TA1IN/W/RTP03	\rightarrow W-phase waveform output
U-phase position data input \rightarrow	P57/INT7/TB2IN/IDU	P62/TA1out/U/RTP02	$ ightarrow \overline{U}$ -phase waveform output
V-phase position data input \rightarrow	P56/INT6/TB1IN/IDV	P61/TA0IN/V/RTP01	$ ightarrow \overline{V}$ -phase waveform output
W-phase position data input \rightarrow	P55/INT5/TB0IN/IDW	P60/TA0out/W/RTP00	$ ightarrow \overline{W}$ -phase waveform output
		P6OUTcut/INT4	 Three-phase-waveform-output- forcibly-cutoff signal input

Fig. 10.2.14 Pins used in three-phase waveform mode

10.2.11 Pin **P6OUT**_{cut} (three-phase-waveform-output-forcibly-cutoff signal input pin)

When a falling edge is input to pin $\overline{P6OUT_{CUT}}$, the waveform output control bit (bit 7 at address A6₁₆) becomes "0"; and then the three-phase waveform output pins enter the floating state. (In other words, the three-phase waveform output becomes inactive.)

When restarting the three-phase waveform output after this output becomes inactive, be sure to return the input level at pin $\overline{P6OUT_{CUT}}$ to "H"; and then, be sure to set the waveform output control bit to "1." When the input level at pin $\overline{P6OUT_{CUT}}$ is "L," the waveform output control bit cannot be "1."

Also, at this time, bits 0 through 7 of the port P6 direction register (address 10_{16}) become "0000002." (Refer to section "**5.2.4 Pin P6OUT**_{cut}/**INT**₄.") Therefore, if it is necessary to switch port pins P6₀ through P6₅ to the port output pins, be sure to do as follows:


① Return the input level at pin $\overline{P6OUT_{CUT}}$ to "H" level.


- ② Write data to the port P6 register (address E₁₆)'s bits, corresponding to the port P6 pins which will output data.
- ③ Set the port P6 direction register's bits, corresponding to the port P6 pins in ②, to "1" in order to set these port pins to the output mode.

When the input level at pin P6OUTcut is "L," each bit of the port P6 direction register cannot be "1."

Figure 10.2.15 shows the relationship between the $\overline{P6OUT_{cut}}$ input, waveform output control bit, and three-phase waveform output pin.

Note that, when not inactivating the three-phase waveform output by using pin $\overline{P6OUT_{cut}}$, be sure to connect pin $\overline{P6OUT_{cut}}$ to Vcc via a resistor.





10.3 Three-phase mode 0

10.3 Three-phase mode 0

10.3.1 Setting for three-phase mode 0


Explanation of the triangular wave modulation output and saw-tooth-wave modulation output in three-phase mode 0 is described below. Table 10.3.1 lists the differences between the triangular wave modulation output and the saw-tooth-wave modulation output (in view of software).

Table 10.3.1 Differences between triangular wave modulation output and saw-tooth-wave modulation output (in view of software)

	Triangular wave modulation output	Saw-tooth-wave modulation output
Trigger of dead-time timer	Falling edge of timers A0 through A2	Falling and Rising edges of timers A0
		through A2
Contents of output polarity set	Reversed at each timer A3 interrupt	Not reversed.
buffer	request occurrence.	

Figures 10.3.1 and 10.3.2 show an initial setting example for registers relevant to three-phase mode 0, Figure 10.3.3 shows a data-updating example in three-phase mode 0.

Note that the initial output level at the three-phase waveform output pin is undefined. Be sure to start the three-phase waveform output (in other words, the waveform output is enabled.) after the output level at the three-phase waveform output pin is stabilized.







Fig. 10.3.2 Initial setting example for registers relevant to three-phase mode 0 (2)



10.3 Three-phase mode 0

10.3.2 Operation in three-phase wave mode 0

Figure 10.3.4 shows a triangular wave modulation output example (three-phase mode 0), and Figure 10.3.5 shows a saw-tooth-wave modulation output example (three-phase mode 0)

- ① When an underflow occurs in the timer A3 counter, a timer A3 interrupt request is generated; simultaneously, the one-shot pulse outputs of timer A0 through A2 are started. Also, the contents of the output polarity set buffer of each phase are transferred to the output polarity set toggle flip-flop. In the case of the saw-tooth-wave modulation output, the one-shot pulse of the dead-time timer is output. Also, each of the positive and negative waveform outputs is not allowed to become "L" level from "H" level until the reversed signal of the one-shot pulse output of the dead-time timer rises.
- ② The contents of the output polarity set toggle flip-flop are reversed at each falling edge of the one shot pulse output of timer A0/A1/A2. Simultaneously, the one-shot pulse of the dead-time timer is output.
- ⁽³⁾ Each of the positive and negative waveform outputs is not allowed to become "L" level from "H" level until the reversed signal of the one-shot pulse output of the dead-time timer rises.
- ④ In the case of the triangular wave modulation output, before an underflow occurs in the timer A3 counter again, be sure to write the next data to the output polarity set buffer of each phase.

Repeat procedures from ① through ④ for the three-phase waveform output control.

Figure 10.3.6 shows the triangular wave modulation output model (for one period), and Figure 10.3.7 shows the saw-tooth-wave modulation output model (for one period).




Fig. 10.3.4 Triangular wave modulation output example (three-phase mode 0)




Fig. 10.3.5 Saw-tooth wave modulation output example (three-phase mode 0)




Fig. 10.3.6 Triangular wave modulation output model (for one period)




Fig. 10.3.7 Saw-tooth-wave modulation output model (for one period)

10.4 Three-phase mode 1

10.4.1 Setting for three-phase mode 1

In the triangular wave modulation, three-phase mode 1 is more efficiently controllable than three-phase mode 0. Therefore, three-phase mode 1 can mitigates the software's load.

Figure 10.4.1 and Figure 10.4.2 show an initial setting example of registers relevant to three-phase mode 1, and Figure 10.4.3 shows a data-updating example in three-phase mode 1.

Note that the initial output level at the three-phase waveform output pin is undefined. Be sure to start the three-phase waveform output (in other words, the waveform output is enabled.) after the output level at the three-phase waveform output pin is stabilized.




Fig. 10.4.1 Initial setting example for registers relevant to three-phase mode 1 (1)




Fig. 10.4.2 Initial setting example for registers relevant to three-phase mode 1 (2)




Fig. 10.4.3 Data-updating example in three-phase mode 1

10.4 Three-phase mode 1

10.4.2 Operation in three-phase mode 1

Figure 10.4.4 shows a triangular wave modulation output example (three-phase mode 1).

- ① When an underflow occurs in the timer A3 counter, a timer A3 interrupt request is generated; simultaneously, the one-shot pulse outputs of timers A0 through A2 are started. Also, the contents of the three-phase output polarity set buffer are transferred to the output polarity set toggle flip-flop, and then, the contents of the three-phase output polarity set buffer are reversed.
- ② The contents of the output polarity set toggle flip-flop are reversed at each falling edge of the oneshot pulse output of timer A0/A1/A2. Simultaneously, the one-shot pulse of the dead-time timer is output.
- ^③ Each of the positive and negative waveform outputs is not allowed to become "L" level from "H" level until the reversed signal of the one-shot pulse output of the dead-time timer rises.

Repeat procedures from ① through ③ for the three-phase waveform output control.

In the case of three-phase mode 1, the value of timer Ai (i = 0 through 2) and the value of timer Ai₁ are counted alternately. <u>Immediately after the count start in timer Ai</u>, however, the value of the timer Ai register is counted twice in succession. (It is a limitation to the case immediately after the count start in timer Ai.) At this time, the timer Ai's one-shot pulse becomes the same length twice in succession, also. Figure 10.4.5 shows an output example at start of three-phase mode 1.

For the triangular wave modulation output model (for one period), see Figure 10.3.6.




Fig. 10.4.4 Triangular wave modulation output example (three-phase mode 1)




Fig. 10.4.5 Output example at start of three-phase mode 1

10.5 Three-phase waveform output fixation

10.5 Three-phase waveform output fixation

In the three-phase waveform output, by setting of the U/V/W-phase output fix bit (bits 2 through 0 at address A8₁₆) to "1," the output level of each phase can be fixed. The output level to be fixed (positive phase) is set by the U/V/W-phase fixed output's polarity set bit (bits 2 through 0 at address A9₁₆); in the case of the negative phase, the output level is fixed to the reversed level.

The U/V/W-phase output fix bit serves synchronously with a timer A3 interrupt request.

While the fixed level is output, be sure not to change the value of the U/V/W-phase fixed output's polarity set bit (bits 2 through 0 at address $A9_{16}$).

Figure 10.5.1 shows a triangular wave modulation output example using the U/V/W-phase output fix bit (three-phase mode 1).

- ① By software, set the following bits:
 - the U/V/W-phase output fix bit (bits 2 through 0 at address A816)
 - the U/V/W-phase fixed output's polarity set bit (bits 2 through 0 at address A916)
- ② The contents of the above bits become valid synchronously with the next timer A3 interrupt request, and then, the output level of the positive waveform is fixed to the level which was set by the U/V/W-phase fixed output's polarity set bit. In the case of the negative phase, the output level is fixed to the reversed level.
- ③ Each of the positive and negative waveform outputs is not allowed to become "L" level from "H" level until the reversed signal of the one-shot pulse output of the dead-time timer rises.
- ④ The output fixation is also terminated synchronous with a timer A3 interrupt request.

10.5 Three-phase waveform output fixation




Fig. 10.5.1 Triangular wave modulation output example using U/V/W-phase output fix bit (three-phase mode 1)

THREE-PHASE WAVEFORM MODE

10.6 Position-data-retain function

10.6 Position-data-retain function

This function is used to retain the position data synchronously with the three-phase waveform output; and there are three position-data input pins for the U, V, and W phases.

A trigger to retain the position data (hereafter, this trigger is referred to as "retain trigger.") can be selected by the retain-trigger polarity select bit (bit 3 at address AA₁₆); this bits selects the falling edge of each positive phase or rising edge of one.

10.6.1 Operation of position-data-retain function

Figure 10.6.1 shows a usage example of the position-data-retain function (U phase) when a retain trigger is the falling edge of the positive signal.

- ① At the falling edge of the U-phase waveform output, the state at pin IDU is transferred to the U-phase position data retain bit (bit 2 at address AA₁₆).
- 2 Until the next falling edge of the U-phase waveform output, the above value is retained.




Fig. 10.6.1 Usage example of position-data-retain function (U phase)

THREE-PHASE WAVEFORM MODE

[Precautions for three-phase waveform mode]

[Precautions for three-phase waveform mode]

- When using the three-phase waveform mode, be sure to fix the waveform output select bits (bits 2 to 0 at address A6₁₆) to "100₂," and then, set the relevant registers.
 When not using pulse output port 0 and three-phase waveform mode, be sure to fix the waveform output select bits (bits 2 through 0 at address A6₁₆) to "000₂."
- 2. When not inactivating the three-phase waveform output by using a falling edge input to pin P6OUT_{CUT}, be sure to connect pin P6OUT_{CUT} to Vcc via a resistor.
- 3. While the fixed level is output, be sure not to change the value of the U/V/W-phase fixed output's polarity set bit (bits 2 through 0 at address A9₁₆).

THREE-PHASE WAVEFORM MODE

[Precautions for three-phase waveform mode]

MEMORANDUM

CHAPTER 11 Serial I/O

- 11.1 Overview
- 11.2 Block description

11.3 Clock synchronous serial I/O mode [Precautions for clock synchronous serial I/O mode]

11.4 Clock asynchronous serial I/O (UART) mode

[Precautions for clock asynchronous serial I/O (UART) mode]

11.1 Overview

11.1 Overview

Serial I/O consists of 3 channels: UART0, UART1 and UART2. They each have a transfer clock generating timer for the exclusive use of them and can operate independently. UARTi (i = 0 to 2) has the following 2 operating modes:

(1) Clock synchronous serial I/O mode Transmitter and receiver use the same clock as the transfer clock. Transfer data has a length of 8 bits.

(2) Clock asynchronous serial I/O (UART) mode

Transfer rate and transfer data format can arbitrarily be set. The user can select one transfer data length from the following: 7 bits, 8 bits, and 9 bits.

Figure 11.1.1 shows the transfer data formats in each operating mode.

● Clock synchronous serial I/O mode	Transfer data length of 8 bits (LSB first) Transfer data length of 8 bits (MSB first)
● UART mode	Transfer data length of 7 bits Transfer data length of 8 bits Transfer data length of 9 bits



11.2 Block description

11.2 Block description

Figure 11.2.1 shows the block diagram of serial I/O. Registers relevant to serial I/O are described below.




Fig. 11.2.1 Block diagram of serial I/O

11.2 Block description

11.2.1 UARTi transmit/receive mode register

Figure 11.2.2 shows the structure of UARTi transmit/receive mode register.

	1 transmit/receive mode register 2 transmit/receive mode register			· ·
Bit	Bit name	Function	At reset	R/W
0	Serial I/O mode select bits	^{b2 b1b0} 0 0 0 : Serial I/O is invalid. (P1 and P8 function as programmable I/O ports.) 0 0 1 : Clock synchronous serial I/O mode	0	RW
1		0 1 0: 0 1 0: 1 0: 1 0 0: UART mode (Transfer data length = 7 bits)	0	RW
2		1 0 1 : UART mode (Transfer data length = 8 bits) 1 1 0 : UART mode (Transfer data length = 9 bits) 1 1 1 : Do not select.	0	RW
3	Internal/External clock select bit	0 : Internal clock 1 : External clock	0	RW
4	Stop bit length select bit (Valid in UART mode) (Note)	0 : One stop bit 1 : Two stop bits	0	RW
5	Odd/Even parity select bit (Valid in UART mode when parity enable bit = "1.") (Note)	0 : Odd parity 1 : Even parity	0	RW
6	Parity enable bit (Valid in UART mode) (Note)	0 : Parity disabled 1 : Parity enabled	0	RW
7	Sleep select bit (Valid in UART mode) (Note)	0 : Sleep mode terminated (Invalid) 1 : Sleep mode selected	0	RW

Fig. 11.2.2 Structure of UARTi transmit/receive mode register

- (1) Serial I/O mode select bits (bits 0 to 2) These bits select a UARTi's operating mode.
- (2) Internal/External clock select bit (bit 3)

■ Clock synchronous serial I/O mode

By clearing this bit to "0" in order to select an internal clock, the clock which is selected with the BRG count source select bits (bits 0 and 1 at addresses 34₁₆, 3C₁₆ and B4₁₆) becomes the count source of the BRGi. (Refer to section "**11.2.6 UARTi baud rate register (BRGi).**") The BRGi's output divided by 2 becomes the transfer clock. Additionally, the transfer clock is output from the CLK_i pin.

By setting this bit to "1" in order to select an external clock, the clock input to the CLK_i pin becomes the transfer clock.

■ UART mode

By clearing this bit to "0" in order to select an internal clock, the clock which is selected with the BRG count source select bits (bits 0 and 1 at addresses 34_{16} , $3C_{16}$ and $B4_{16}$) becomes the count source of the BRGi. (Refer to section "**11.2.6 UARTi baud rate register (BRGi).**") Then, the CLK_i pin functions as a programmable I/O port pin.

By setting this bit to "1" in order to select an external clock, the clock input to the CLK_i pin becomes the count source of BRGi.

Always in the UART mode, the BRGi's output divided by 16 becomes the transfer clock.

- (3) Stop bit length select bit, Odd/Even parity select bit, Parity enable bit (bits 4 to 6) Refer to section "11.4.2 Transfer data format."
- (4) Sleep select bit (bit 7) Refer to section "11.4.8 Sleep mode."

I

11.2 Block description

11.2.2 UARTi transmit/receive control register 0

Figure 11.2.3 shows the structure of UARTi transmit/receive control register 0.

JART	2 transmit/receive control registe	er (Address B416)		
Bit	Bit name	Function	At reset	R/W
0	BRG count source select bits	b1 b0 0 0 : Clock f2 0 1 : Clock f16	0	RW
1		1 0 : Clock f ₆₄ 1 1 : Clock f ₅₁₂	0	RW
2	CTS/RTS function select bit (Note 1)	0 : The $\overline{\text{CTS}}$ function is selected. 1 : The RTS function is selected.	0	RW
3	Transmit register empty flag	 0 : Data is present in the transmit register. (Transmission is in progress.) 1 : No data is present in the transmit register. (Transmission is completed.) 	1	RO
4	CTS/RTS enable bit	0 : The $\overline{\text{CTS}}/\overline{\text{RTS}}$ function is enabled. 1 : The $\overline{\text{CTS}}/\overline{\text{RTS}}$ function is disabled.	0	RW
5	UARTi receive interrupt mode select bit	0 : Reception interrupt 1 : Reception error interrupt		RW
6	CLK polarity select bit (This bit is used in the clock synchronous serial I/O mode.) (Note 2)	 0 : At the falling edge of the transfer clock, transmit data is output; at the rising edge of the transfer clock, receive data is input. When not in transferring, pin CLKi's level is "H." 1 : At the falling edge of the transfer clock, transmit data is output; at the falling edge of the transfer clock, receive data is input. When not in transferring, pin CLKi's level is "L." 		RW
7	Transfer format select bit (This bit is used in the clock synchronous serial I/O mode.) (Note 2)	0 : LSB (Least Significant Bit) first 1 : MSB (Most Significant Bit) first	0	RW

Fig. 11.2.3 Structure of UARTi transmit/receive control register 0

11.2 Block description

- (1) BRG count source select bits (bits 0 and 1) Refer to section "11.2.1 (2) Internal/External clock select bit."
- (2) CTS/RTS function select bit (bit 2) Refer to section "11.2.10 CTS/RTS function."
- (3) Transmit register empty flag (bit 3) This flag is cleared to "0" when the UARTi transmit buffer register's contents have been transferred to the UARTi transmit register. When transmission has been completed and the UARTi transmit register becomes empty, this flag is set to "1."
- (4) CTS/RTS enable bit (bit 4) Refer to section "11.2.10 CTS/RTS function."
- (5) UARTi receive interrupt mode select bit (bit 5) Refer to section "11.2.7 (2) Interrupt request bit."
- (6) CLK polarity select bit (bit 6) Refer to section "11.3.1 (3) Polarity of transfer clock."
- (7) Transfer format select bit (bit 7) Refer to section "11.3.2 Transfer data format."

11.2 Block description

11.2.3 UARTi transmit/receive control register 1

Figure 11.2.4 shows the structure of UARTi transmit/receive control register 1.

	I transmit/receive control register 2 transmit/receive control register	· · · · · · · · · · · · · · · · · · ·		
Bit	Bit name	Function	At reset	R/W
0	Transmit enable bit	0 : Transmission disabled 1 : Transmission enabled	0	RW
1	Transmit buffer empty flag	0 : Data is present in the transmit buffer register 1 : No data is present in the transmit buffer register	1	RO
2	Receive enable bit	0 : Reception disabled 1 : Reception enabled	0	RW
3	Receive complete flag	0 : No data is present in the receive buffer register 1 : Data is present in the receive buffer register	0	RO
4	Overrun error flag	0 : No overrun error 1 : Overrun error detected	0	RO
5	Framing error flag (Note) (Valid in UART mode)	0 : No framing error 1 : Framing error detected	0	RO
6	Parity error flag (Note) (Valid in UART mode)	0 : No parity error 1 : Parity error detected	0	RO
7	Error sum flag (Note) (Valid in UART mode)	0 : No error 1 : Error detected	0	RO

Fig. 11.2.4 Structure of UARTi transmit/receive control register 1

(1) Transmit enable bit (bit 0)

By setting this bit to "1," UARTi enters the transmission-enabled state. By clearing this bit to "0" during transmission, UARTi enters the transmission-disabled state after the transmission which was in progress at that time is completed.

(2) Transmit buffer empty flag (bit 1)

This flag is set to "1" when data set in the UARTi transmit buffer register has been transferred from the UARTi transmit buffer register to the UARTi transmit register. This flag is cleared to "0" when data has been set in the UARTi transmit buffer register.

(3) Receive enable bit (bit 2)

By setting this bit to "1," UARTi enters the reception-enabled state. By clearing this bit to "0" during reception, UARTi quits the reception immediately and enters the reception-disabled state.

(4) Receive complete flag (bit 3)

This flag is set to "1" when data has been ready in the UARTi receive register and that has been transferred to the UARTi receive buffer register (i.e., when reception is completed). This flag is cleared to "0" in one of the following cases:

- When the low-order byte of the UARTi receive buffer register has been read out
- When the receive enable bit (bit 2) has been cleared to "0"

(5) Overrun error flag (bit 4)

Refer to section "11.3.7 Processing on detecting overrun error" and "11.4.7 Processing on detecting error."

(6) Framing error flag, Parity error flag, Error sum flag (bits 5 to 7) Refer to section "11.4.7 Processing on detecting error."

11.2 Block description

11.2.4 UARTi transmit register and UARTi transmit buffer register

Figure 11.2.5 shows the block diagram for the transmitter; Figure 11.2.6 shows the structure of UARTi transmit buffer register.




Fig. 11.2.5 Block diagram for transmitter

UAR 11	transmit buffer register (Addresses 3316, 3216) (b15) b7 transmit buffer register (Addresses 3B16, 3A16) transmit buffer register (Addresses B316, B216)	b0 b7		
Bit	Function		At reset	R/W
8 to 0	Transmit data is set.		Undefined	WC
15 to 9	Nothing is assigned.		Undefined	_

Fig. 11.2.6 Structure of UARTi transmit buffer register

Transmit data is set into the UARTi transmit buffer register. Set the transmit data into the low-order byte of this register when the microcomputer operates in the clock synchronous serial I/O mode or when a 7bit or 8-bit length of transfer data is selected in the UART mode. When a 9-bit length of transfer data is selected in the UART mode, when a 9-bit length of transfer data is selected in the UART is selected in the UART mode, set the transmit data into the UARTi transmit buffer register as follows: •Bit 8 of the transmit data into bit 0 of high-order byte of this register.

•Bits 7 to 0 of the transmit data into the low-order byte of this register.

The transmit data which has been set in the UARTi transmit buffer register is transferred to the UARTi transmit register when the transmission conditions are satisfied, and then it is output from the TxDi pin synchronously with the transfer clock. The UARTi transmit buffer register becomes empty when the data set in the UARTi transmit buffer register has been transferred to the UARTi transmit register. Accordingly, the user can set the next transmit data.

When the "MSB first" is selected in the clock synchronous serial I/O mode, bit position of set data is reversed, and then the data of which bit position was reversed will be written, as a transmit data, into the UARTi transmit buffer register. (Refer to section "11.3.2 Transfer data format.") Transmit operation itself is the same whichever format is selected, "LSB first" or "MSB first."

When quitting the transmission which is in progress and setting the UARTi transmit buffer register again, follow the procedure described bellow:

- ① Clear the serial I/O mode select bits (bits 2 to 0 at addresses 30₁₆, 38₁₆ and B0₁₆) to "000₂" (serial I/O disabled).
- ② Set the serial I/O mode select bits again.
- ⁽³⁾ Set the transmit enable bit (bit 0 at addresses 35₁₆, 3D₁₆ and B5₁₆) to "1" (transmission enabled) and set transmit data in the UARTi transmit buffer register.

11.2 Block description

11.2.5 UARTi receive register and UARTi receive buffer register

Figure 11.2.7 shows the block diagram of the receiver; Figure 11.2.8 shows the structure of UARTi receive buffer register.




Fig. 11.2.7 Block diagram of receiver

UART0 UART1	JART0 receive buffer register (Addresses 37 ₁₆ , 36 ₁₆) (b15) (b8) JART1 receive buffer register (Addresses 3F ₁₆ , 3E ₁₆) b7 b0 b7			b
UART2	receive buffer register (Addresses B716, B616)			
Bit	Function		At reset	R/W
8 to 0	Receive data is read out from here.		Undefined	RO
15 to 9	The value is "0" at reading.		0	

Fig. 11.2.8 Structure of UARTi receive buffer register

Downloaded from Elcodis.com electronic components distributor

11.2 Block description

The UARTi receive register is used to convert serial data, which is input to the RxD_i pin, into parallel data. This register takes in the signal input to the RxD_i pin, bit by bit, synchronously with the transfer clock.

The UARTi receive buffer register is used to read out receive data. When reception has been completed, the receive data taken in the UARTi receive register is automatically transferred to the UARTi receive buffer register. Note that the contents of the UARTi receive buffer register is updated when the next data has been ready in the UARTi receive register before the data transferred to the UARTi receive buffer register is read out. (i.e., an overrun error occurs.)

When "MSB first" is selected in the clock synchronous serial I/O mode, bit position of data in the UARTi receive buffer register is reversed, and then the data of which bit position was reversed will be read out as receive data. (Refer to section "11.3.2 Transfer data format.") Receive operation itself is the same whichever format is selected, "LSB first" or "MSB first."

The UARTi receive buffer register is initialized by setting the receive enable bit (bit 2 at addresses 35₁₆, 3D₁₆ and B5₁₆) to "1" after clearing it to "0."

Figure 11.2.9 shows the contents of the UARTi receive buffer register at reception completed.




Fig. 11.2.9 Contents of UARTi receive buffer register at reception completed

11.2 Block description

11.2.6 UARTi baud rate register (BRGi)

The UARTi baud rate register (BRGi) is an 8-bit timer exclusively used for UARTi to generate a transfer clock. It has a reload register. Assuming that the value set in the BRGi is "n" ($n = "00_{16}$ " to "FF₁₆"), the BRGi divides the count source frequency by (n + 1).

In the clock synchronous serial I/O mode, the BRGi is valid when an internal clock is selected, and the BRGi's output divided by 2 becomes the transfer clock. In the UART mode, the BRGi is always valid, and the BRGi's output divided by 16 becomes the transfer clock.

The data written to the BRGi is written to both the timer and the reload register whichever transmission/ reception is in progress or not. Accordingly, writing to these register must be performed while transmission/ reception halts.

Figure 11.2.10 shows the structure of the UARTi baud rate register (BRGi); Figure 11.2.11 shows the block diagram of transfer clock generating section.




Fig. 11.2.10 Structure of UARTi baud rate register (BRGi)




Fig. 11.2.11 Block diagram of transfer clock generating section

11.2.7 UARTi transmit interrupt control and UARTi receive interrupt control registers

When using UARTi, 2 types of interrupts (UARTi transmit and UARTi receive interrupts) can be used. Each interrupt has its corresponding interrupt control register. Figure 11.2.12 shows the structure of UARTi transmit interrupt control and UARTi receive interrupt control registers.

For details about these interrupts, refer to "CHAPTER 6. INTERRUPTS."

For the UARTi receive interrupt, a receive or receive error interrupt can be selected by the UARTi receive interrupt mode selected bit (bit 5 at addresses 34₁₆, 3C₁₆ and B4₁₆).

JART0 transmit interrupt control register (Address 71 ₁₆) JART0 receive interrupt control register (Address 72 ₁₆)						
JART1						
JART1	b7 b6 b5 l	b4 b3 b2	b1 b0			
	transmit interrupt control regist receive interrupt control register	, ,				
Bit	Bit name	Function		At reset	R/W	
0	Interrupt priority level select bits	^{b2 b1b0} 0 0 0 : Level 0 (Interrupt disabled) 0 0 1 : Level 1		0	RW	
1		0 1 0 : Level 2 0 1 1 : Level 3 1 0 0 : Level 4		0	RW	
2		1 0 1 : Level 5 1 1 0 : Level 6 1 1 1 : Level 7		0	RW	
3	Interrupt request bit	0 : No interrupt requested 1 : Interrupt requested		0	RW (Note)	
7 to 4	Nothing is assigned.			Undefined	—	
ote: Wh	en writing to this bit, use the MOVM (N	IOVMB) or STA (STAB, STAD) instruction.				

Fig. 11.2.12 Structure of UARTi transmit interrupt control and UARTi receive interrupt control registers

11.2 Block description

(1) Interrupt priority level select bits (bits 0 to 2)

These bits select a priority level of the UARTi transmit interrupt or UARTi receive interrupt. When using UARTi transmit/receive interrupts, select one of the priority levels (1 to 7). When a UARTi transmit/receive interrupt request occurs, its priority level is compared with the processor interrupt priority level (IPL). The requested interrupt is enabled only when its priority level is higher than the IPL. (However, this applies when the interrupt disable flag (I) = "0.") To disable UARTi transmit/ receive interrupts, be sure to set these bits to " 000_2 " (level 0).

(2) Interrupt request bit (bit 3)

The UARTi transmit interrupt request bit is set to "1" when data has been transferred from the UARTi transmit buffer register to the UARTi transmit register.

The UARTi receive interrupt request bit functions as below:

■ When receive interrupt is selected (bit 5 = 0 at addresses 34₁₆, 3C₁₆, B4₁₆)

The UARTi receive interrupt request bit is set to "1" when data has been transferred from the UARTi receive register to the UARTi receive buffer register.

(However, the UARTi receive interrupt request bit does not change when an overrun error has occurred.)

■ When receive error interrupt is selected (bit 5 = 1 at addresses 34₁₆, 3C₁₆, B4₆)

The UARTi receive interrupt request bit is set to "1" when an error (an overrun error in the clock synchronous serial I/O mode; an overrun error, framing error, or parity error in UART mode) has occurred.

Each interrupt request bit is automatically cleared to "0" when its corresponding interrupt request has been accepted. This bit can be set to "1" or cleared to "0" by software.

11.2 Block description

11.2.8 Serial I/O pin control register

Figure 11.2.13 shows the structure of the seral I/O pin control register.

erial I	O pin control register (Address	s AC16)		
Bit	Bit name	Function	At reset	R/W
0	CTS0/RTS0 separate select bit (Note)	0 : $\overline{CTS_0}/\overline{RTS_0}$ are used together. 1 : $\overline{CTS_0}/\overline{RTS_0}$ are separated.	0	RW
1	CTS1/RTS1 separate select bit (Note)	0 : $\overline{CTS_1}/\overline{RTS_1}$ are used together. 1 : $\overline{CTS_1}/\overline{RTS_1}$ are separated.	0	RW
2	TxDo/P13 switch bit	0 : Functions as TxD ₀ . 1 : Functions as P1 ₃ .	0	RW
3	TxD1/P17 switch bit	0 : Functions as TxD ₁ . 1 : Functions as P1 ₇ .	0	RW
4	CTS ₂ /RTS ₂ separate select bit (Note)	0 : $\overline{CTS_2}/\overline{RTS_2}$ are used together. 1 : $\overline{CTS_2}/\overline{RTS_2}$ are separated.	0	RW
5	TxD ₂ /P8 ₃ switch bit	0 : Functions as TxD ₂ . 1 : Functions as P8 ₃ .	 0	RW
7,6	The value is "00" at reading.		0	_

Fig. 11.2.13 Structure of serial I/O pin control register

- (1) CTS₀/RTS₀ separate select bit (bit 0) Refer to section "11.2.10 CTS/RTS function."
- (2) CTS₁/RTS₁ separate select bit (bit 1) Refer to section "11.2.10 CTS/RTS function."
- (3) TxD₀/P1₃ switch bit (bit 2)

When this bit is set to "1," the TxD_0 pin functions as a programmable I/O port pin (P1₃). When only reception is performed, the TxD_0 pin can be used as the P1₃ pin. When performing transmission, be sure to clear this bit to "0."

(4) TxD₁/P1₇ switch bit (bit 3)

When this bit is set to "1," the TxD_1 pin functions as a programmable I/O port pin (P17). When only reception is performed, the TxD_1 pin can be used as the P17 pin. When preforming transmission, be sure to clear this bit to "0."

- (5) CTS₂/RTS₂ separate select bit (bit 4) Refer to section "11.2.10 CTS/RTS function."
- (6) TxD₂/P8₃ switch bit (bit 5)

When this bit is set to "1," the TxD_2 pin functions as a programmable I/O port pin (P8₃). When only reception is performed, the TxD_2 pin can be used as the P8₃ pin. When preforming transmission, be sure to clear this bit to "0."

11.2 Block description

11.2.9 Port P1 direction register, Port P8 direction register

I/O pins for serial I/O are multiplexed with port P1 and P8 pins. When using pins P1₁, P1₂, P1₅, P1₆, P8₁, and P8₂ as serial I/O's input pins ($\overline{CTS_i}$, RxD_i), clear the corresponding bits of the port P1 and port P8 direction registers to "0" in order to set these pins for the input mode. When using these pins as other serial I/O's pins ($\overline{CTS_i}/\overline{RTS_i}$, CLK_i, TxD_i), these pins are forcibly set as I/O pins for serial I/O regardless of the port P1 and port P8 direction registers' contents. Figure 11.2.14 shows the relationship between the port P1 and port P8 direction registers and serial I/O's I/O pins. For details, refer to the description of each operating mode.

Bit	Corresponding pin name	Function	At reset	R/W
0		0 : Input mode 1 : Output mode		RW
1				RW
2	Pin RxD ₀		0	RW
3	Pin TxD ₀	When using pins P11, P12, P15, and P16 as serial I/O's input pins (CTS0, RxD0, CTS1, RxD1), clear	0	RW
4	Pin CTS1/RTS1	the corresponding bits to "0."	0	RW
5	Pin CTS1/CLK1		0	RW
			0	RW
6	Pin RxD1		0	
7	Pin RxD1 Pin TxD1 8 direction register (Address 1416)	b7 b6 b5	0	RW
7	Pin TxD1	b7 b6 b5	0	RW
7	Pin TxD1	57 b6 b5	0	RW
7 Port P8	Pin TxD1 B direction register (Address 1416)		0 b4 b3 b2	2 b1
7 Port P8 Bit	Pin TxD1 Pin TxD1 direction register (Address 1416) Corresponding pin name	Function 0 : Input mode	0 b4 b3 b2 At reset	2 b1
7 Port P8 Bit	Pin TxD1 Pin TxD1 Generation register (Address 1416) Corresponding pin name Pin CTS2/RTS2 (Pin AN8/DA1)	Function 0 : Input mode 1 : Output mode	0 b4 b3 b2 At reset	2 b1
7 Port P8 Bit 0	Pin TxD1 B direction register (Address 1416) Corresponding pin name Pin CTS2/RTS2 (Pin AN6/DA1) (Note 1)	Function 0 : Input mode	0 b4 b3 b2 At reset 0	2 b1
7 Port P8 Bit 0	Pin TxD1 B direction register (Address 1416) Corresponding pin name Pin CTS2/RTS2 (Pin AN&/DA1) (Note 1) Pin CTS2/CLK2 (Pin AN9)	Function 0 : Input mode 1 : Output mode When using pins P81 and P82 as serial I/O's input	0 b4 b3 b2 b4 b4 b	2 b1

11.2.10 CTS/RTS function

When the $\overline{\text{CTS}}$ function is selected, the signal input to the $\overline{\text{CTS}}$ pin must be at "L" level. (This is one of the transmit conditions.)

When the $\overline{\text{RTS}}$ function is selected, the $\overline{\text{RTS}}$ pin outputs the following signals:

(1) Clock synchronous serial I/O mode

When the receive enable bit (bit 2 at addresses 35_{16} , $3D_{16}$, $B5_{16}$) = "0" (reception disabled), the RTS_i pin outputs "H" level.

When the receive enable bit = "0" (reception disabled), the $\overline{\text{RTS}_i}$ pin outputs "L" level by setting the receive enable bit to "1," or by reading the low-order byte of the UARTi receive buffer register.

When the receive enable bit = "1" (continuously reception), the $\overline{RTS_i}$ pin outputs "L" level by reading the low-order byte of the UARTi receive buffer register.

When reception has started, the $\overline{\text{RTS}_i}$ pin outputs "H" level.

When an internal clock is selected (bit 3 at addresses 30_{16} , 38_{16} , $B0_{16}$ = "0"), do not select the $\overline{\text{RTS}}$ function because the $\overline{\text{RTS}}$ output is undefined.

(2) UART mode

When the receive enable bit (bit 2 at addresses 35_{16} , $3D_{16}$, $B5_{16}$) = "0" (reception disabled), the $\overline{\text{RTS}}_{16}$ pin outputs "H" level.

When the receive enable bit = "0" (reception disabled), the $\overline{\text{RTS}_i}$ pin outputs "L" level by setting the receive enable bit to "1," or by reading the low-order byte of the UARTi receive buffer register. When the receive enable bit = "1" (continuously reception), the $\overline{\text{RTS}_i}$ pin outputs "L" level by reading the low-order byte of the UARTi receive buffer register.

When reception has started, the $\overline{RTS_i}$ pin outputs "H" level.

Selection of the $\overline{\text{CTS}}/\overline{\text{RTS}}$ function depends on the following bits.

•CTS/RTS function select bit (bit 2 at addresses 3416, 3C16, B416: see Figure 11.2.3.)

•CTS/RTS enable bit (bit 4 at addresses 3416, 3C16, B416: see Figure 11.2.3.)

•CTS0/RTS0 separate select bit (bit 0 at address AC16: see Figure 11.2.13.)

•CTS₁/RTS₁ separate select bit (bit 1 at address AC₁₆: see Figure 11.2.13.)

•CTS₂/RTS₂ separate select bit (bit 4 at address AC₁₆: see Figure 11.2.13.)

Table 11.2.1 lists the selection of the $\overline{\text{CTS}}/\overline{\text{RTS}}$ function.

11.2 Block description

Table 11.2.1 Selection of CTS/RTS function

CTS/RTS enable bit		0		1
CTSi/RTSi separate select bit	()	1	x
CTS/RTS function select bit	0	1	X	x
P10/CTS0/RTS0 pin		RTS ₀	RTS ₀	P10
ဖ္ P1 ₁ /CTS₀/CLK₀ pin	P11 or CLK0	P11 or CLK0	$\overline{\text{CTS}_0}$ (Notes 2, 3)	P11 or CLK0
E P14/CTS1/RTS1 pin	CTS₁	RTS ₁	RTS ₁	P14
G P1₅/CTS1/CLK1 pin	P1₅ or CLK1	P15 or CLK1	CTS1 (Notes 2, 3)	P1₅ or CLK1
P8₀/ANଃ/CTS₂/RTS₂/DA₁ pin (Note1)	CTS ₂	\overline{RTS}_2	RTS ₂	P80, AN8, or DA1
P81/AN9/CTS2/CLK2 pin	P81, AN9 or CLK2	P81, AN9 or CLK2	CTS2 (Notes 2, 3)	P81, AN9, or CLK2

X: It may be either "0" or "1."

Notes 1: When using the $\overline{CTS_2}/\overline{RTS_2}$ pin, be sure that the D-A₁ output enable bit (bit 1 at address 96₁₆) = "0" (output disabled).

2: When using the P1₁, P1₅, or P8₁ pin as the CTS_i pin, be sure to clear the corresponding bit of the port P1 or port P8 direction register to "0."

3: When CTS_i/RTS_i separation is selected, the CLK_i pin cannot be used. Accordingly, CTS_i/RTS_i cannot be separated in the clock synchronous serial I/O mode. When separating CTS_i/RTS_i in UART mode, be sure to select an internal clock.

11.3 Clock synchronous serial I/O mode

Table 11.3.1 lists the performance overview in the clock synchronous serial I/O mode, and Table 11.3.2 lists the functions of I/O pins in this mode.

	Item	Functions
Transfer data	format	Transfer data has a length of 8 bits.
		LSB first or MSB first can be selected by software.
Transfer rate	When selecting internal clock	BRGi's output divided by 2
	When selecting external clock	Maximum 5 Mbps
Transmit/Rece	eive control	$\overline{\text{CTS}}$ function or $\overline{\text{RTS}}$ function can be selected by software.

Table 11.3.2 Functions of I/O pins in clock synchronous serial I/O mode

Pin name	Functions	Method of selection		
TxDi (P13, P17, P83)	Serial data output pin	$TxD_0/P1_3$, $TxD_1/P1_7$, or $TxD_2/P8_3$ switch bit = "0"		
		(Dummy data is output when performing only reception.) (Note)		
	Programmable I/O port pin	$TxD_0/P1_3$, $TxD_1/P1_7$, or $TxD_2/P8_3$ switch bit = "1"		
RxDi (P12, P16, P82)	Serial data input pin	Port P1 or P8 direction register's corresponding bit = "0"		
	Programmable I/O port pin	- (Can be used as an I/O port pin when performing only transmission.)		
CLKi (P11, P15, P81)	Transfer clock output pin	Internal/External clock select bit = "0"		
	Transfer clock input pin	Internal/External clock select bit = "1"		
CTSi, RTSi	CTS input pin	See Table 11.2.1.		
(P10, P11, P14, P15,	RTS output pin			
P80, P81)	Programmable I/O port			

Port P1 direction register: address 0516

Port P8 direction register: address 14₁₆

Internal/External clock select bit: bit 3 at addresses 30₁₆, 38₁₆, B0₁₆

TxD₀/P1₃ switch bit: bit 2 at address AC₁₆

TxD₁/P1₇ switch bit: bit 3 at address AC₁₆

TxD₂/P8₃ switch bit: bit 5 at address AC₁₆

Note: The TxDi pin outputs "H" level until transmission starts after UARTi's operating mode is selected.

11.3.1 Transfer clock (Synchronizing clock)

Data transfer is performed synchronously with a transfer clock. For the transfer clock, the following selection is possible:

• Whether to generate a transfer clock internally or to input it from the external.

2 (n+1)

• Polarity of transfer clock.

The transfer clock is generated by operation of the transmit control circuit. Accordingly, <u>even when performing</u> <u>only reception</u>, set the transmit enable bit to "1," and set dummy data in the UARTi transmit buffer register in order to <u>make the transmit control circuit active</u>.

(1) Internal generation of transfer clock

The count source selected with the BRG count source select bits is divided by the BRGi, and the BRGi output is further divided by 2. This divided output is the transfer clock. The transfer clock is output from the CLK_i pin.

Transfer clock's frequency =

f:: Frequency of BRGi's count source (f_2 , f_{16} , f_{64} , or f_{512}) n: Setting value of BRGi

11.3 Clock synchronous serial I/O mode

(2) Input of transfer clock from the external

A clock input from the CLK_i pin becomes the transfer clock.

(3) Porarity of transfer clock

As shown in Figure 11.3.1, the polarity of the transfer clock can be selected by the CLK polarity select bit (bit 6 at addresses 3416, 3C166, B416).




Fig. 11.3.1 Polarity of transfer clock

11.3.2 Transfer data format

LSB first or MSB first can be selected as the transfer data format. Table 11.3.3 lists the relationship between the transfer data format and writing/reading to and from the UARTi transmit/receive buffer register. The transfer format select bit (bit 7 at addresses 34₁₆, 3C₁₆, B4₁₆) selects the transfer data format. When this bit is cleared to "0," the set data is written to the UARTi transmit buffer register as the transmit data, as it is. Similarly, the data in the UARTi receive buffer register is read out as the receive data, as it is. (See the upper row in Table 11.3.3.) When this bit is set to "1," each bit's position of set data is reversed, and the resultant data will be written to the UARTi transmit buffer register as the transmit data. Similarly, each bit's position of data in the UARTi receive buffer register is reversed, and the resultant data will be written to the UARTi register is reversed, and the resultant data will be read out as the receive data. (See the lower row in Table 11.3.3.)

Note that only the method of writing/reading to and from the UARTi transmit/receive buffer register is affected by selection of the transfer data format, and that <u>the transmit/receive operation is unaffected by</u> <u>it</u>.

Table 11.3.3 Relationship between transfer data format and writing/reading to and from UARTi transmit/
receive buffer register

Transfer format select bit	Transfer data format	Writing to UARTi transmit buffer register		Reading from UARTi receive buffer register	
0	LSB (Least Significant Bit) first	Data bus	UARTi transmit buffer register	Data bus	UARTi receive buffer register
		DB7	► D7	DB7	— D7
		DB6	➡ D6	DB6	D6
		DB5 —	➡ D5	DB5 🗲	— D5
		DB4	► D4	DB4	— D4
		DB3 —	► D3	DB3 ┥	— D3
		DB2	► D2	DB2	D2
		DB1 —	► D1	DB1	D1
		DB0	➡ D₀	DB ₀	D 0
1	MSB (Most Significant Bit) first	Data bus	UARTi transmit buffer register	Data bus	UARTi receive buffer register
		DB7	D 7	DB7	, D7
			D ₆		/ D6
		DB₅	Ds	DB₅ 🕄	D5
		DB4	D4	DB4	D4
		DB3	D ₃	DB3	D 3
		DB2	D2	DB2 🖌	D2
		DB1 //	D1	DB1	D1
		DBo /	Do	DB ₀	\ _{D₀}

11.3 Clock synchronous serial I/O mode

11.3.3 Method of transmission

Figure 11.3.2 shows an initial setting example for relevant registers when transmitting. Transmission is started when all of the following conditions (① to ③) has been satisfied. When an external clock is selected, satisfy conditions ① to ③ with the following preconditions satisfied.

<Preconditions>

The CLK_i pin's input is at "H" level (External clock selected, when the CLK polarity select bit = "0") The CLK_i pin's input is at "L" level (External clock selected, when the CLK polarity select bit = "1") **Note:** When an internal clock is selected, the above preconditions are ignored.

- ① Transmit data is present in the UARTi transmit buffer register (transmit buffer empty flag = "0")
- ② Transmission is enabled (transmit enable bit = "1").
- ③ The $\overline{\text{CTS}}$ pin's input is at "L" level (when the $\overline{\text{CTS}}$ function selected). **Note**: When the $\overline{\text{CTS}}$ function is not selected, condition ③ is ignored.

By connecting the $\overline{\text{RTS}_i}$ pin (receiver side) and $\overline{\text{CTS}_i}$ pin (transmitter side), the timing of transmission and that of reception can be matched. For details, refer to section **"11.3.6 Receive operation."**

When using interrupts, it is necessary to set the relevant registers to enable interrupts. For details, refer to **"CHAPTER 6. INTERRUPTS."**

Figure 11.3.3 shows the write operation of data after transmission start, and Figure 11.3.4 shows the detect operation of transmit completion.

11.3 Clock synchronous serial I/O mode




Fig. 11.3.2 Initial setting example for relevant registers when transmitting

11.3 Clock synchronous serial I/O mode




Fig. 11.3.3 Write operation of data after transmission start




Fig. 11.3.4 Detect operation of transmit completion

11.3.4 Transmit operation

When the transmit conditions described in section **"11.3.3 Method of transmission"** have been satisfied in the case of an internal clock selected, a transfer clock is generated and the following operations are automatically performed after 1 cycle of the transfer clock or less has passed. In the case of an external clock selected, when the transmit conditions have been satisfied and then an external clock is input to the CLK_i pin, the following operations are automatically performed:

•The UARTi transmit buffer register's contents are transferred to the UARTi transmit register.

- •The transmit buffer empty flag is set to "1."
- •The transmit register empty flag is cleared to "0."
- •8 transfer clocks are generated (in the case of an internal clock selected).
- •A UARTi transmit interrupt request occurs, and the interrupt request bit is set to "1."

The transmit operations are described below:


- ① Data in the UARTi transmit register is transmitted from the TxDi pin synchronously with the valid edge* of the clock output from or input to the CLKi pin.
- ⁽²⁾ This data is transmitted, bit by bit, sequentially beginning with the least significant bit.
- ③ When 1-byte data has been transmitted, the transmit register empty flag is set to "1." This indicates the completion of transmission.

Valid edge* : A falling edge is selected when the CLK polarity select bit = "0." A rising edge is selected when the CLK polarity select bit = "1."

Figure 11.3.5 shows the transmit operation.

When an internal clock is selected, if the transmit conditions for the next data are satisfied at completion of the transmission, the transfer clock is generated continuously. Accordingly, when performing transmission continuously, set the next transmit data to the UARTi transmit buffer register during transmission (when the transmit register empty flag = "0"). When the transmit conditions for the next data are not satisfied, the transfer clock stops at "H" level (when the CLK polarity select bit = "0"), or "L" level (when the CLK polarity select bit = "1").

Figures 11.3.6 and 11.3.7 show examples of transmit timing.



11.3 Clock synchronous serial I/O mode




Fig. 11.3.6 Example of transmit timing (when internal clock and CTS function selected)




Fig. 11.3.7 Example of transmit timing (when internal clock selected and CTS function not selected)

11.3 Clock synchronous serial I/O mode

11.3.5 Method of reception

Figure 11.3.8 shows an initial setting example for relevant registers when receiving. Reception is started when all of the following conditions (1) to 3) have been satisfied. When an external clock is selected, satisfy conditions 1) to 3 with the following preconditions satisfied.

<Preconditions>

The CLK_i pin's input is at "H" level (External clock selected, when the CLK polarity select bit = "0"). The CLK_i pin's input is at "L" level (External clock selected, when the CLK polarity select bit = "1"). **Note:** When an internal clock is selected, the above preconditions are ignored.

① Dummy data is present in the UARTi transmit buffer register (transmit buffer empty flag = "0")

- ② Reception is enabled (receive enable bit = "1").
- ③ Transmission is enabled (transmit enable bit = "1").

By connecting the $\overline{\text{RTS}_i}$ pin (receiver side) and $\overline{\text{CTS}_i}$ pin (transmitter side), the timing of transmission and that of reception can be matched. For details, refer to section **"11.3.6 Receive operation."**

When using interrupts, it is necessary to set the relevant registers to enable interrupts. For details, refer to "CHAPTER 6. INTERRUPTS."

Figure 11.3.9 shows processing after reception is completed.

11.3 Clock synchronous serial I/O mode





Fig. 11.3.8 Initial setting example for relevant registers when receiving

11.3 Clock synchronous serial I/O mode



11.3 Clock synchronous serial I/O mode

11.3.6 Receive operation

In the case of an internal clock selected, when the receive conditions described in section "11.3.5 Method of reception" have been satisfied, a transfer clock is generated and the reception is started after 1 cycle of the transfer clock or less has passed. In the case of an external clock selected, when the receive conditions have been satisfied, the UARTi enters the receive-enabled state, and then reception will be started when an external clock is input to the CLKi pin.

In the case of an external clock selected, when connecting the $\overline{\text{RTS}_i}$ pin to the $\overline{\text{CTS}_i}$ pin of the transmitter side, the timing of transmission and that of reception can be matched. In the case of an internal clock selected, do not use the $\overline{\text{RTS}}$ function. It is because the $\overline{\text{RTS}}$ output is undefined in the case of an internal clock selected.

In the case of an external clock and the $\overline{\text{RTS}}$ function selected, the $\overline{\text{RTS}}$ pin's output level becomes as described below.

When the receive enable bit = "0," if one of the following is performed, the $\overline{\text{RTS}}_i$ pin's output level becomes "L" and informs of the transmitter side that reception has become enabled:

• The receive enable bit is set to "1."

• The low-order byte of the UARTi receive buffer register is read out.

When the receive enable bit = "1," if the low-order byte of the UARTi receive buffer register is read out, the $\overline{\text{RTS}}_i$ pin's output level becomes "L."

Accordingly, when performing reception continuously, an overrun occurrence can be avoided because the $\overline{\text{RTS}}$ output level does not become "L" until the receive data is read out.

When reception has started, the RTS pin's output level becomes "H."

Figure 11.3.10 shows a connection example.




Fig. 11.3.10 Connection example

The receive operations are described below:

- ① The signal input to the RxDi pin is taken into the most significant bit of the UARTi receive register synchronously with the valid edge* of the clock output from the CLKi pin or input to the CLKi pin.
- 2 The contents of the UARTi receive register are shifted, bit by bit, to the right.
- ③ Steps ① and ② are repeated at each valid edge of the clock output from the CLKi pin or input to the CLKi pin.
- ④ When 1-byte data has been prepared in the UARTi receive register, the contents of this register are transferred to the UARTi receive buffer register.
- ⑤ Simultaneously with step ④, the receive complete flag is set to "1." Additionally, when the receive interrupt is selected (UARTi receive interrupt mode select bit = "0"), a UARTi receive interrupt request occurs and its interrupt request bit is set to "1."

Valid edge* : A rising edge is selected when the CLK polarity select bit = "0." A falling edge is selected when the CLK polarity select bit = "1."

The receive complete flag is cleared to "0" when the low-order byte of the UARTi receive buffer register is read out. Figure 11.3.11 shows the receive operation, and Figure 11.3.12 shows an example of receive timing (when an external clock is selected).

When the transfer format select bit is "1" (MSB first), each bit's position of this register's contents is reversed, and then the resultant data is read out.

11.3 Clock synchronous serial I/O mode




Fig. 11.3.11 Receive operation




Fig. 11.3.12 Example of receive timing (when external clock selected)

11.3 Clock synchronous serial I/O mode

11.3.7 Processing on detecting overrun error

In the clock synchronous serial I/O mode, an overrun error can be detected.

An overrun error occurs when the next data has been prepared in the UARTi receive register with the receive complete flag = "1" (i.e. data is present in the UARTi receive buffer register) and next data is transferred to the UARTi receive buffer register. In other words, an overrun error occurs when the next data has been prepared before reading out the contents of the UARTi receive buffer register. When an overrun error has occurred, the next receive data is written into the UARTi receive buffer register. Additionally, when the receive error interrupt is selected (UARTi receive interrupt mode select bit = "1"), a UARTi receive interrupt request occurs and its interrupt request bit is set to "1." When the receive interrupt is selected (UARTi receive interrupt request bit does not change. An overrun error is detected when data is transferred from the UARTi receive register to the UARTi receive buffer register, and the overrun error flag is set to "1." The overrun error flag is cleared to "0" by clearing the receive enable bit to "0."

When an overrun error occurs during reception, be sure to initialize the overrun error flag and UARTi receive buffer register, and then perform reception again. When it is necessary to perform retransmission owing to a receiver-side overrun error which has occurred during transmission, be sure to set the UARTi transmit buffer register again, and start transmission again.

The methods of initializing the UARTi receive buffer register and that of setting the UARTi transmit buffer register again are described below.

(1) Method of initializing UARTi receive buffer register

- ① Clear the receive enable bit to "0" (reception disabled).
- $\ensuremath{\textcircled{O}}$ Set the receive enable bit to "1" again (reception enabled).

(2) Method of setting UARTi transmit buffer register again

- ① Clear the serial I/O mode select bits to "0002" (serial I/O invalidated).
- ⁽²⁾ Set the serial I/O mode select bits to "0012" again.
- ③ Set the transmit enable bit to "1" (transmission enabled), and set the transmit data to the UARTi transmit buffer register.

[Precautions for clock synchronous serial I/O mode]

[Precautions for clock synchronous serial I/O mode]

- A transfer clock is generated by operation of the transmit control circuit. Accordingly, even when performing only reception, the transmit operation (in other words, setting for transmission) must be performed. In this case, be sure to set as follows. Additionally, in this case, dummy data is output from the TxD_i pin to the external:
 - When performing reception, be sure to enable the reception after dummy data is set to the low-order byte of the UARTi transmit buffer register. Also, be sure to set dummy data at each 1-byte data reception.
 - At reception, be sure to set the receive enable bit and transmit enable bit to "1" simultaneously.

When performing only reception, if any of the $TxD_0/P1_3$, $TxD_1/P1_7$ and $TxD_2/P8_3$ switch bits (bits 2, 3 and 5 at address AC₁₆) is set to "1," the corresponding TxD_1 pin can be used as a programmable I/O port pin.

2. When an external clock is selected, with the input level at the CLK_i pin = "H" (the CLK polarity select bit = "0") or "L" (the CLK polarity select bit = "1"), be sure to satisfy all of the following three conditions:

<At transmission>

- ① Transmit data is written to the UARTi transmit buffer register.
- ^② The transmit enable bit is set to "1."
- 3 "L" level is input to the \overline{CTS}_i pin (when the \overline{CTS} function selected).

<At reception>

- ① Dummy data is written to the UARTi transmit buffer register.
- ^② The receive enable bit is set to "1."
- 3 The transmit enable bit is set to "1."
- 3. When using the CTS₂/RTS₂ pin, be sure that the D-A₁ output enable bit (bit 1 at address 96₁₆) = "0" (output disabled).
- 4. While the CTS_i/RTS_i separation is selected, the CLK_i pin cannot be used. Accordingly, in the clock synchronous serial I/O mode, the CTS_i/RTS_i separation cannot be selected.
- 5. Writing to the UARTi baud rate register (BRGi) must be performed while transmission/reception halts.
- 6. When an internal clock is selected, do not use the $\overline{\text{RTS}}$ function because the $\overline{\text{RTS}}$ output is undefined.
- 7. When performing transmission, be sure to clear any of the TxD₀/P1₃, TxD₁/P1₇, and TxD₂/P8₃ switch bits to "0" (bits 2, 3, and 5 at address AC₁₆).

11.4 Clock asynchronous serial I/O (UART) mode

Table 11.4.1 lists the performance overview in the UART mode, and Table 11.4.2 lists the functions of I/O pins in this mode.

	Item	Functions		
Transfer data	Start bit	1 bit		
format	Character bit (Transfer data)	7 bits, 8 bits, or 9 bits		
	Parity bit	0 bit or 1 bit (Odd or Even can be selected.)		
	Stop bit	1 bit or 2 bits		
Transfer rate	When selecting internal clock	BRGi's output divided by 16		
	When selecting external clock	Maximum 312.5 kbps		
Error detection		4 types (overrun, framing, parity, and summing): presence of an		
		error can be detected only by check of the error sum flag.		

Table 11.4.1 Performance overview in UART mode

Table 11.4.2 Functions of I/O pins in UART mode

Pin name	Functions	Method of selection		
TxDi (P13, P17, P83)	Serial data output pin	TxD ₀ /P1 ₃ , TxD ₁ /P1 ₇ , or TxD ₂ /P8 ₃ switch bit = "0." (Note)		
	Programmable I/O port pin	TxD ₀ /P1 ₃ , TxD ₁ /P1 ₇ , or TxD ₂ /P8 ₃ switch bit = "1."		
RxDi (P12, P16, P82)	Serial data input pin	Port P1 or P8 direction register's corresponding bit = "0"		
	Programmable I/O	- (Can be used as a programmable I/O port pin when		
	port pin	performing only transmission.)		
CLKi (P11, P15, P81)	BRGi's count source input pin	Internal/External clock select bit = "1"		
	Programmable I/O port pin	Internal/External clock select bit = "0"		
CTSi/RTSi (P10, P11,	CTS input pin	See Table 11.2.1.		
P14, P15, P80, P81)	RTS output pin			
	Programmable I/O port pin			

Port P1 direction register: address 0516

Port P8 direction register: address 1416

Internal/External clock select bit: bit 3 at addresses 3016, 3816, and $B0_{16}$

 $TxD_0/P1_3$ switch bit: bit 2 at address AC_{16}

 $TxD_1/P1_7$ switch bit: bit 3 at address AC₁₆

 $TxD_2/P8_3$ switch bit: bit 5 at address AC₁₆

Note: The TxD_i pin outputs "H" level while transmission is not performed after the UARTi's operating mode is selected.

11.4 Clock asynchronous serial I/O (UART) mode

11.4.1 Transfer rate (Frequency of transfer clock)

The transfer rate is determined by the BRGi (addresses 3116, 3916, B116).

When "n" is set into BRGi, BRGi divides the count source frequency by (n + 1). The BRGi's output is further divided by 16, and the resultant clock becomes the transfer clock. Accordingly, "n" is expressed by the following formula.

$$n = \frac{F}{16 \times B} - 1$$

- n: Value set in BRGi (0016 to FF16)
- F: BRGi's count source frequency (Hz)
- B: Transfer rate (bps)

An internal clock or an external clock can be selected as the BRGi's count source with the internal/external clock select bit (bit 3 at addresses 30₁₆, 38₁₆, B0₁₆). When an internal clock is selected, the clock selected with the BRG count source select bits (bits 0 and 1 at addresses 34₁₆, 3C₁₆, B4₁₆) becomes the BRGi's count source. When an external clock is selected, the clock input to the CLK_i pin becomes the BRGi's count source.

Be sure to set the same transfer rate for both transmitter and receiver sides. Tables 11.4.3 and 11.4.4 list the setting examples of transfer rate.

Each of the values, listed in these tables, realizes the actual transfer rate of which error toward an ideal transfer rate is within 1 %.

Transfer	1	f _{sys} = 19.6608 MHz			$f_{sys} = 20 \text{ MHz}$			
	BRGi's	BRGi's set	Actual time	BRGi's	BRGi's set	Actual time		
rate (bps)	count source	value: n (Note)	(bps)	count source	value: n (Note)	(bps)		
300	f 64	63 (3F16)	300.00	f 64	64 (4016)	300.48		
600	f 16	127 (7F16)	600.00	f 16	129 (8116)	600.96		
1200	f 16	63 (3F16)	1200.00	f 16	64 (4016)	1201.92		
2400	f 16	31 (1F16)	2400.00					
4800	f2	127 (7F16)	4800.00	f2	129 (8116)	4807.69		
9600	f ₂	63 (3F16)	9600.00	f2	64 (4016)	9615.38		
14400	f2	42 (2A16)	14288.37	f2	42 (2A16)	14534.88		
19200	f2	31 (1F16)	19200.00					
31250				f2	19 (1316)	31250.00		
38400	f2	15 (0F16)	38400.00					

Table 11.4.3 Setting examples of transfer rate (1)

Note: This applies when the peripheral device's clock select bits 1, 0 (bits 7, 6 at address BC₁₆) = "002."

Transfer	1	f _{sys} = 15.9744 MI	Ηz	f _{sys} = 16 MHz			
	BRGi's	BRGi's set	Actual time	BRGi's	BRGi's set	Actual time	
ate (bps)	count source	value: n (Note)	(bps)	count source	value: n (Note)	(bps)	
300	f 64	51 (3316)	300.00	f 64	51 (3316)	300.48	
600	f 16	103 (6716)	600.00	f 16	103 (6716)	600.96	
1200	f 16	51 (3316)	1200.00	f 16	51 (3316)	1201.92	
2400	f ₂	207 (CF ₁₆)	2400.00	f2	207 (CF ₁₆)	2403.85	
4800	f2	103 (6716)	4800.00	f2	103 (6716)	4807.69	
9600	f ₂	51 (3316)	9600.00	f2	51 (3316)	9615.38	
14400	f2	34 (2216)	14262.86				
19200	f ₂	25 (1916)	19200.00	f2	25 (1916)	19230.77	
31250	f ₂	15 (0F16)	31200.00	f2	15 (0F16)	31250.00	
38400	f ₂	12 (0C16)	38400.00	f ₂	12 (0C ₁₆)	38461.51	

 Table 11.4.4 Setting examples of transfer rate (2)

Error-permitted range of transfer baud

During reception, the receive data input to the RxD_i pin is taken at the rising edge of the transfer clock. (Refer to section "**11.4.6 Receive operation.**") Accordingly, in order to receive data correctly, the stop bit must be input when the transfer clock of one-set receive data rises last. Figure 11.4.1 shows the relationship between the transfer clock and receive data.




Fig. 11.4.1 Relationship between transfer clock and receive data

Accordingly, the transfer rate of the receiver and transmitter sides must satisfy the following formula in order to receive data correctly.

$$\left(\frac{1}{Bt}X (b-1) + \frac{1}{F}\right) < \left(\frac{1}{Br}X (b-0.5) + \frac{1}{F}\right) < \left(\frac{1}{Bt}X b\right)$$

- Br: Transfer rate on receiver side (bps)
- Bt: Transfer rate on transmitter side (bps)
- F : BRGi's count source frequency on receiver side (Hz)
- b : Entire bit number of one-set data
 - (ex: 12 bits in the case of 1ST-8DATA-1PAR-2SP; See Figure 11.4.2.)

Be sure to satisfy the above formula, and set the timing with enough margin. Also, the user shall make sufficient evaluation before actually using it.

11.4 Clock asynchronous serial I/O (UART) mode

11.4.2 Transfer data format

The transfer data format can be selected from formats shown in Figure 11.4.2. Bits 4 to 6 at addresses 30₁₆, 38₁₆ and B0₁₆ select the transfer data format. (See Figure 11.2.2.) Set the same transfer data format for both transmitter and receiver sides.

Figure 11.4.3 shows an example of transfer data format. Table 11.4.5 lists each bit in transmit data.




Fig. 11.4.2 Transfer data format




Fig. 11.4.3 Example of transfer data format

Table 11.4.5 Each bit in transmit data

Name	Functions			
ST	"L" signal equivalent to 1 character bit. This is added immediately before the character			
Start bit	bits. It indicates start of data transmission.			
DATA Transmit data which is set in the UARTi transmit buffer register.				
Character bit				
PAR	A signal that is added immediately after the character bits in order to improve data			
Parity bit	reliability. The level of this signal changes according to selection of odd/even parity			
	in such a way that the sum of "1"s in the sum of this bit and character bits is always			
	an odd or even number.			
SP	"H" level signal equivalent to 1 or 2 character bits. This is added immediately after			
Stop bit	the character bits (or parity bit when parity is enabled). It indicates completion of			
	data transmission.			

11.4 Clock asynchronous serial I/O (UART) mode

11.4.3 Method of transmission

Figure 11.4.4 shows an initial setting example for relevant registers when transmitting.

The difference depending on the transfer data length (7 bits, 8 bits, or 9 bits) is the transmit data's length only. When selecting a 7- or 8-bit data length, be sure to set the transmit data into the low-order byte of the UARTi transmit buffer register. When selecting a 9-bit data length, be sure to set the transmit data into the low-order byte of the low-order byte and bit 0 of the high-order byte.

Transmission is started when all of the following conditions (1) to 3) are satisfied:

- ① Transmit data is present in the UARTi transmit buffer register (transmit buffer empty flag = "0").
- ② Transmit is enabled (transmit enable bit = "1").
- ③ The $\overline{\text{CTS}}$ pin's input level is "L" (when the $\overline{\text{CTS}}$ function selected).

Note: When the $\overline{\text{CTS}}$ function is not selected, condition 3 is ignored.

By connecting the $\overline{\text{RTS}_i}$ pin (receiver side) and $\overline{\text{CTS}_i}$ pin (transmitter side), the timing of transmission and that of reception can be matched. For details, refer to section **"11.4.6 Receive operation."**

When using interrupts, it is necessary to set the relevant registers to enable interrupts. For details, refer to "CHAPTER 6. INTERRUPTS."

Figure 11.4.5 shows writing data after transmission is started, and Figure 11.4.6 shows detection of transmit completion.




Fig. 11.4.4 Initial setting example for relevant registers when transmitting




Fig. 11.4.5 Write operation of data after transmission start




Fig. 11.4.6 Detect operation of transmit completion

11.4.4 Transmit operation

When the receive conditions described in section "11.4.3 Method of transmission" have been satisfied, a transfer clock is generated, and the following operations are automatically performed after 1 cycle of the transfer clock or less has passed.

•The UARTi transmit buffer register's contents are transferred to the UARTi transmit register.

- •The transmit buffer empty flag is set to "1."
- •The transmit register empty flag is cleared to "0."
- •A UARTi transmit interrupt request occurs, and the interrupt request bit is set to "1."

The transmit operations are described below:

- ① Data in the UARTi transmit register is transmitted from the TxDi pin.
- ② This data is transmitted bit by bit sequentially in order of ST→DATA (LSB)→•••→DATA (MSB)→PAR →SP according to the transfer data format.
- ③ The transmit register empty flag is set to "1" at the center of the stop bit (or the second stop bit if 2 stop bits selected). This indicates completion of transmission. Additionally, whether the transmit conditions for the next data are satisfied or not is examined.

When the transmit conditions for the next data are satisfied in step ③, the start bit is generated following the stop bit, and the next data is transmitted. When performing transmission continuously, be sure to set the next transmit data in the UARTi transmit buffer register during transmission (i.e. when the transmit register empty flag = "0"). When the transmit conditions for the next data are not satisfied, the TxD_i pin outputs "H" level and the transfer clock stops.

Figures 11.4.7 and 11.4.8 show examples of transmit timing when the transfer data length = 8 bits, and Figure 11.4.9 shows an example of transmit timing when the transfer data length = 9 bits.






Fig. 11.4.7 Example of transmit timing when transfer data length = 8 bits (when parity enabled, 1 stop bit selected, $\overline{\text{CTS}}$ function not selected)








Fig. 11.4.9 Example of transmit timing when transfer data length = 9 bits (when parity disabled, 2 stop bits selected, $\overline{\text{CTS}}$ function not selected)

11.4 Clock asynchronous serial I/O (UART) mode

11.4.5 Method of reception

Figure 11.4.10 shows an initial setting example for relevant registers when receiving. Reception is started when all of the following conditions (① and ②) have been satisfied:

- ① Reception is enabled (receive enable bit = "1").
- ^② The start bit (its falling edge) is detected.

By connecting the $\overline{\text{RTS}}_i$ pin (receiver side) and $\overline{\text{CTS}}_i$ pin (transmitter side), the timing of transmission and that of reception can be matched. For details, refer to section **"11.4.6 Receive operation."** When using interrupts, it is necessary to set the relevant registers to enable interrupts. For details, refer to **"CHAPTER 6. INTERRUPTS."**

Figure 11.4.11 shows processing after reception is completed.




Fig. 11.4.10 Initial setting example for relevant registers when receiving




Fig. 11.4.11 Processing after reception is completed

11.4.6 Receive operation

When the receive enable bit is set to "1," the UARTi enters the receive-enabled state. Then, reception will start when ST ('s falling edge) is detected and a transfer clock is generated.

If the $\overline{\text{RTS}}$ function selected, when connecting the $\overline{\text{RTS}_i}$ pin to the $\overline{\text{CTS}_i}$ pin of the transmitter side, the timing of transmission and that of reception can be matched. If the $\overline{\text{RTS}}$ function selected, the $\overline{\text{RTS}_i}$ pin's output level becomes as described below.

When the receive enable bit = "0," if one of the following is performed, the $\overline{\text{RTS}}$ pin's output level becomes "L" and informs of the transmitter side that reception has become enabled:

• The receive enable bit is set to "1."

• The low-order byte of the UARTi receive buffer register is read out.

When the receive enable bit = "1," if the low-order byte of the UARTi receive buffer register is read out, the $\overline{\text{RTS}_i}$ pin's output level becomes "L."

Accordingly, when performing reception continuously, an overrun occurrence can be avoided because the RTS output level does not become "L" until the receive data is read out.

When reception has started, the RTSi pin's output level becomes "H."

Figure 11.4.12 shows a connection example.




Fig. 11.4.12 Connection example

The receive operation is described below.

- ① The signal input to the RxD_i pin is taken into the most significant bit of the UARTi receive register, synchronously with the transfer clock's rising edge.
- 2 The contents of the UARTi receive register are shifted, bit by bit, to the right.
- ③ Steps ① and ② are repeated at each rising edge of the transfer clock.
- ④ When one set of data has been prepared, in other words, when the shift operation has been performed several times according to the selected data format, the UARTi receive register's contents are transferred to the UARTi receive buffer register.
- (5) Simultaneously with step ④, the receive complete flag is set to "1." Additionally, when the receive interrupt is selected (UARTi receive interrupt mode select bit = "0"), a UARTi receive interrupt request occurs and its interrupt request bit is set to "1."

The receive complete flag is cleared to "0" when the low-order byte of the UARTi receive buffer register has been read out. Figure 11.4.13 shows an example of receive timing when the transfer data length = 8 bits.




Fig. 11.4.13 Example of receive timing when transfer data length = 8 bits (when parity disabled, 1 stop bit and $\overline{\text{RTS}}$ function selected)

11.4.7 Processing on detecting error

In the UART mode, 3 types of errors can be detected. Each error can be detected when the data in the UARTi receive register is transferred to the UARTi receive buffer register, and the corresponding error flag is set to "1." When any error occurs, the error sum flag is set to "1." Accordingly, presence of errors can be judged by using the error sum flag.

Table 11.4.6 lists the conditions for setting each error flag to "1" and method to clear it to "0."

Additionally, when the receive error interrupt is selected (UARTi receive interrupt mode select bit = "1"), the UARTi receive interrupt request bit is set to "1" only when each error has occurred. When the receive interrupt is selected (UARTi receive interrupt mode select bit = "0"), the UARTi receive interrupt request bit is set to "1" when reception has been completed or when a framing or parity error has occurred. (Even when an overrun error has occurred, this bit does not change).

Error flag	Conditions for setting	Method to clear
Overrun error flag	When the next data is prepared in the	• Clear the receive enable bit to "0."
	UARTi receive register with the receive	
	complete flag = "1" (i.e. data is present	
	in the UARTi receive buffer register). In	
	other words, when the next data is	
	prepared before the contents of the UARTi	
	receive buffer register are read out (Note).	
Framing error flag	When the number of detected stop bits	• Clear the receive enable bit to "0."
	does not match the set number of stop	• Read out the low-order byte of the UARTi
	bits.	receive buffer register.
Parity error flag	When the sum of "1"s in the sum of the	• Clear the receive enable bit to "0."
	parity bit and character bits does not match	• Read out the low-order byte of the UARTi
	the set number of "1"s.	receive buffer register.
Error sum flag	When any error listed above has occurred.	Clear the all error flags, which are
		overrun, framing and parity error flags.

Table 11.4.6 Conditions for setting each error flag to "1" and method to clear it to "0"

Note: The next data is written into the UARTi receive buffer register.

When an error occurs during reception, be sure to initialize the error flag and the UARTi receive buffer register, and then perform reception again. When it is necessary to perform retransmission owing to an error which has occurred on the receiver side during transmission, be sure to set the UARTi transmit buffer register again, and then perform the retransmission.

The method to initialize the UARTi receive buffer register and that to set the UARTi transmit buffer register again are described below.

(1) Method to initialize UARTi receive buffer register

- ① Clear the receive enable bit to "0" (reception disabled).
- ^② Set the receive enable bit to "1" again (reception enabled).

(2) Method to set UARTi transmit buffer register again

- ① Clear the serial I/O mode select bits to "0002" (serial I/O invalid).
- $\ensuremath{\textcircled{O}}$ Set the serial I/O mode select bits again.
- ③ Set the transmit enable bit to "1" (transmission enabled), and set the transmit data to the UARTi transmit buffer register.

11.4 Clock asynchronous serial I/O (UART) mode

11.4.8 Sleep mode

This mode is used to transfer data between the specified microcomputers, which are connected by using UARTi. The sleep mode is selected by setting the sleep select bit (bit 7 at addresses 30₁₆, 38₁₆ and B0₁₆) to "1" when receiving.

In the sleep mode, receive operation is performed when the MSB (D_8 when the transfer data = 9-bit length, D_7 when it is 8-bit length, D_6 when it is 7-bit length) of the receive data is "1." Receive operation is not performed when the MSB is "0." (The UARTi receive register's contents are not transferred to the UARTi receive buffer register. Additionally, the receive complete flag and each error flag do not change, and no UARTi receive interrupt request occurs.)

The following shows an usage example of the sleep mode when the transfer data = 8-bit length.

- ① Be sure to set the same transfer data format for the master and slave microcomputers. Additionally, be sure to select the sleep mode for the slave microcomputers.
- ² Then, transmit the data, of which structure is as follows, from the master microcomputer:
 - Bit 7 = "1"
- Bits 6 to 0 indicate the address of the slave microcomputer to be communicated
- ③ Each slave microcomputer receives the data described in step ②. (At this time, a UARTi receive interrupt request occurs.)
- ④ Be sure to check for each slave microcomputer, in the interrupt routine, whether bits 6 to 0 of the receive data match its own address.
- ⑤ For the slave microcomputer of which address matches bits 6 to 0 of the receive data, terminate the sleep mode. (Do not terminate the sleep mode for the other slave microcomputers.)
- By performing steps @ to @, "the microcomputer which performs transfer" is specified.
- ⑥ Transmit the data of which bit 7 = "0" from the master microcomputer. (Only one slave microcomputer specified in steps ② to ⑤ can receive this data. The other microcomputers do not receive this data.)
- ⑦ By repeating step ⑥, continuous transfer can be performed between two specific microcomputers. When communicating with another slave microcomputer, perform steps ② to ⑤ in order to specify the new slave microcomputer.




Fig. 11.4.14 Sleep mode

[Precautions for clock asynchronous serial I/O (UART) mode]

- 1. When using pin $\overline{\text{CTS}_2}/\overline{\text{RTS}_2}$, be sure that the D-A₁ output enable bit (bit 1 at address 96₁₆) = "0" (output disabled).
- 2. When separating CTSi/RTSi, the CLKi pin cannot be used. Accordingly, when separating CTSi/RTSi in UART mode, be sure to select an internal clock.
- 3. Writing to the UARTi baud rate register (BRGi) must be performed while transmission/reception halts.
- 4. When transmitting, be sure to clear the TxD₀/P1₃, TxD₁/P1₇, or TxD₂/P8₃ switch bit (bit 2, 3, or 5 at address AC₁₆) to "0."

[Precautions for clock asynchronous serial I/O (UART) mode]

MEMORANDUM

CHAPTER 12 A-D CONVERTER

- 12.1 Overview
- 12.2 Block description
- 12.3 A-D conversion method
- 12.4 Absolute accuracy and Differential non-linearity error
- 12.5 Comparison voltage in 8-bit resolution mode
- 12.6 Comparator function
- 12.7 One-shot mode
- 12.8 Repeat mode
- 12.9 Single sweep mode
- 12.10 Repeat sweep mode 0
- 12.11 Repeat sweep mode 1

[Precautions for A-D converter]

12.1 Overview

12.1 Overview

The A-D conversion is performed in the 8-bit resolution mode or the 10-bit resolution mode. Also, the input voltage can be compared with the set value by using the A-D converter (in other words, the comparator function). Whether to perform the A-D conversion or comparison can be selected for each pin.

In chapter 12, the operations common to the A-D converter's functions (8-bit resolution, 10-bit resolution, comparator) are simply referred to as "operation."

Table 12.1.1 lists the performance specifications of the A-D converter.

Item		Performance specifications	Performance specifications		
A-D conversion method		Successive approximation conversion method			
Resolution		Either of 8-bit or 10-bit resolution can be selected by software.			
Absolute accuracy		8-bit resolution mode : ±2 LSB			
		10-bit resolution mode : ±3 LSB			
Analog input pin (Not	te)	12 pins (AN ₀ to AN ₁₁)			
Conversion rate per a	analog input pin	8-bit resolution mode : 49 ϕ_{AD} cycles			
		10-bit resolution mode : 59 ϕ_{AD} cycles			
Comparator function	Comparison operation	Comparison between the set value and analog input vo	oltage		
	Comparison rate per	14 ϕ_{AD} cycles			
	analog input pin				

 ϕ_{AD} : A-D converter's operation clock

Note: For each of analog input pin AN_i (i = 0 to 11), whether to use pin AN_i as an input pin of the A-D converter or as that of the comparator can be selected by using the comparator function select register 0 (address DC₁₆) or the comparator function select register 1 (address DD₁₆).

(1) 8-bit resolution mode

The input voltage from pin AN_i (i = 0 to 11) is A-D converted, and the 8-bit A-D conversion result is stored in A-D register i. (Refer to sections "12.3 A-D conversion method" and "12.5 Comparison voltage in 8-bit resolution mode.")

(2) 10-bit resolution mode

The input voltage from pin AN_i is A-D converted, and the 10-bit A-D conversion result is stored in A-D register i. (Refer to section "12.3 A-D conversion method.")

(3) Comparator function

The 8-bit value which has been set in A-D register i is compared with the voltage input from pin AN_i ; and then, the result of comparison is stored into the AN_i pin comparator result bit. (Refer to section **"12.6 Comparator function."**)

(4) Operation modes

The A-D converter is equipped with the following 4 modes. The A-D conversion and comparison (in other words, the comparator function) are performed in the same operation modes. The operation mode depends on the analog input pin.

One-shot mode

This mode is used to perform the operation once for a voltage input from one selected analog input pin. This mode can be used with analog input pin AN_i (i = 0 to 11).

■ Repeat mode

This mode is used to perform the operation repeatedly for a voltage input from one selected analog input pin. This mode can be used with analog input pin AN_i (i = 0 to 11).

■ Single sweep mode

This mode is used to perform the operation for voltages input from multiple pins selected from analog input pins AN_i (j = 0 to 7), one at a time. This mode can be used with analog input pins AN_i (j = 0 to 7).

■ Repeat sweep mode 0

This mode is used to perform the operation repeatedly for voltages input from multiple pins selected from analog input pins AN_i (j = 0 to 7).

■ Repeat sweep mode 1

This mode is used to perform the operation repeatedly for voltages input from analog input pins AN_i (j = 0 to 7). In this mode, analog input pins are divided into two groups: frequently-used pins and non-frequently-used pins.

This mode can be used with analog input pins AN_j (j = 0 to 7).

12.2 Block description

12.2 Block description

Figure 12.2.1 shows the block diagram of the A-D converter. Registers relevant to the A-D converter are described below.




Fig. 12.2.1 Block diagram of A-D converter

12.2 Block description

12.2.1 A-D control registers 0, 1, and 2

Figures 12.2.2, 12.2.3 and 12.2.4 show the structures of the A-D control registers 0, 1 and 2, respectively.

Bit	Bit name	Function	At reset	R/W
0	Analog input pin select bits (Valid in the one-shot and repeat	b2 b1 b0 0 0 0 : AN₀ is selected. 0 0 1 : AN₁ is selected.	Undefined	RW
1	modes.) (Note 1)	0 1 0: AN ₂ is selected. 0 1 1: AN ₃ is selected. 1 0 0: AN ₄ is selected.	Undefined	RW
2		1 0 1 : AN₅ is selected. 1 1 0 : AN₅ is selected. 1 1 1 : AN⁊ is selected. (Note 2)	Undefined	RW
3	A-D operation mode select bits 0	0 0 : One-shot mode 0 1 : Repeat mode	0	RW
4		1 0 : Single sweep mode 1 1 : Repeat sweep mode 0 or 1	0	RW
5	Fix this bit to "0."		0	RW
6	A-D conversion start bit	0 : A-D conversion halts. 1 : A-D conversion starts.	0	RW (Note 3)
7	A-D conversion frequency (ϕ_{AD}) select bit 0	See Table 12.2.1.	0	RW
2: 3:	Setting bit 3 of the analog input pin select I Also, these bits are invalid in the single sw either "0" or "1.") When using pin AN ₇ , be sure that the D-A ₀ When writing to this bit, use the MOVM (M	veep mode, repeat sweep mode 0 and repeat sweet mo output enable bit (bit 0 at address 96 ₁₆) = "0" (output dis OVMB) or STA (STAB, STAD) instruction. bit 6) of the A-D control register 0 must be performed wh	ode 1. (Eac sabled).	ch may be

Fig. 12.2.2 Structure of A-D control register 0


12.2 Block description

Bit	Bit name	Function	At reset	R/W
0	A-D sweep pin select bits (Valid in the single sweep mode, repeat sweep mode 0 and repeat sweep mode 1.) (Note 1)	Single sweep mode/Repeat sweep mode 0 $_{b1\ b0}^{b1\ b0}$ 0 0 : Pins AN ₀ and AN ₁ (2 pins) 0 1 : Pins AN ₀ to AN ₃ (4 pins) 1 0 : Pins AN ₀ to AN ₅ (6 pins) 1 1 : Pins AN ₀ to AN ₇ (8 pins) (Note 2)	1	RW
1	-	Repeat sweep mode 1 (Note 2) $0 0 : Pin AN_0 (1 pin)$ $1 : Pins AN_0 and AN_1 (2 pins)$ $1 0 : Pins AN_0 to AN_2 (3 pins)$ $1 1 : Pins AN_0 to AN_3 (4 pins)$	1	RW
2	A-D operation mode select bit 1 (Used in the repeat sweep mode 0 and repeat sweep mode 1.)(Note 4)		0	RW
3	Resolution select bit	0 : 8-bit resolution mode 1 : 10-bit resolution mode	0	RW
4	A-D conversion frequency (ϕ_{AD}) select bit 1	See Table 12.2.1.	0	RW
5	Fix this bit to "0."		0	RW
6	VREF connection select bit (Note 5)	0 : Pin V _{REF} is connected. 1 : Pin V _{REF} is disconnected.	0	RW
7	The value is "0" at reading.		0	-

4: Fix this bit to "0" in the one-shot mode, repeat mode, and single sweep mode.

5: When this bit is cleared from "1" to "0," be sure to start the A-D conversion after an interval of 1 µs or more has elapsed.

6: Writing to each bit of the A-D control register 1 must be performed while the A-D converter halts, regardless of the A-D operation mode.



12.2 Block description

Bit	Bit name	Function	At reset	R/W
0	Analog input pin select bits 1	b3 b2 b1 b0 0 XXX : Pins AN₀ to AN₂ are selected. (Note 2)	0	RW
1	(Note 1)	1 0 0 0 : Pin AN₀ is selected. (Note 3) 1 0 0 1 : Pin AN₀ is selected. (Note 4)	0	RW
2		1 0 1 0 : Pin AN10 is selected. (Note 5) 1 0 1 1 : Pin AN11 is selected. (Note 6) 1 1 0 0 : Do not select. (Note 6)	0	RW
3		1 1 1 1 : Do not select.	0	RW
7 to 4	Fix these bits to "0000."		0	RW
Note 1:	may be either "0" or "1." When using pins AN₀ to AN₁, regardless of used only in the one-shot mode and repeat Select pins AN₀ to AN₂ at bits 2 to 0 of A-D		pins AN₀ to	AN11 8

5: When using pin AN₁₀, be sure not to use pin RxD_2 . 6: When using pin AN₁₁, be sure not to use pin TxD_2 .

7: Writing to each bit of A-D control register 2 must be performed while the A-D conversion halts, regardless of the A-D operation mode.

Fig. 12.2.4 Structure of A-D control register 2

12.2 Block description

(1) Analog input pin select bits 0 (bits 0 to 2 at address 1E₁₆), analog input pin select bits 1 (bits 3 to 0 at address DB₁₆)

These bits are used to select an analog input pin. Pins which are not selected as analog input pins serve as programmable I/O port pins or I/O pins of other internal peripheral devices, which are multiplexed.

When using pins AN_0 to AN_7 , be sure to fix bit 3 of the analog input pin select bits 1 (bits 3 to 0 at address DB_{16}) to "0," regardless of the A-D operation mode.

Pins AN $_{8}$ to AN $_{11}$ can be used only in the one-shot mode and repeat mode.

Also, these bits must be specified again if the user switches the operation mode to the one-shot mode or repeat mode after the operation is performed in the single sweep mode, repeat sweep mode 0, or repeat sweep mode 1.

(2) A-D operation mode select bits 0 (bits 3 and 4 at address 1E₁₆), A-D operation mode select bit
 1 (bit 2 at address 1F₁₆)

These bits are used to select the operation mode of the A-D converter.

When using the one-shot mode, repeat mode, or single sweep mode, be sure to fix the A-D operation mode select bit 1 to "0".

(3) A-D conversion start bit (bit 6 at address 1E₁₆)

Setting this bit to "1" generates a trigger, causing the A-D converter to start its operation. Clearing this bit to "0" causes the A-D converter to halt its operation.

In the one-shot mode or single sweep mode, this bit is cleared to "0" when the operation is completed. In the repeat mode, repeat sweep mode 0, or repeat sweep mode 1, the A-D converter continues its operation until this bit is cleared to "0" by software.

(4) A-D conversion frequency (ϕ_{AD}) select bit 0 (bit 7 at address 1E₁₆), A-D conversion frequency (ϕ_{AD}) select bit 1 (bit 4 at address 1F₁₆)

These bits are used to select the operation clock (ϕ_{AD}) of the A-D converter. Table 12.2.1 lists the conversion time per one analog input pin.

Since the A-D converter's comparator consists of capacity coupling amplifiers, be sure to keep that

			Conversion time (μs) (Note)				
A-D conversion	A-D conversion frequency (φ _{AD}) select bit 0	$\phi_{ m AD}$	f _{sys} = 20 MHz				
frequency (ϕ_{AD}) select bit 1			8-bit resolution	10-bit resolution	Comparator		
Select bit 1			mode	mode	function		
0	0	f ₂ divided by 4	19.60	23.60	5.60		
0	1	f2 divided by 2	9.80	11.80	2.80		
1	0	f2	4.90	5.90	1.40		
1	1	f1	2.45	Do not select.	0.70		

Table 12.2.1 Conversion time per one analog input pin

Note: This applies when the peripheral devices' clock select bits 0, 1 (bits 6, 7 at address BC₁₆) = "00₂." $\phi_{AD} \ge 250$ kHz while the A-D converter is active.

(5) A-D sweep pin select bits (bits 0 and 1 at address $1F_{16}$)

These bits are used to select analog input pins in the single sweep mode, repeat sweep mode 0, or repeat sweep mode 1. Pins which are not selected as analog input pins serve as programmable I/O port pins or as I/O pins of other internal peripheral devices, which are multiplexed.

(6) Resolution select bit (bit 3 at address 1F₁₆)

This bit is used to select a resolution.

(7) V_{REF} connection select bit (bit 6 at address $1F_{16}$)

When the A-D converter is not used, this bit is used to disconnect the resistor ladder network of the A-D converter from the reference voltage input pin (V_{REF}).

When the resistor ladder network is disconnected from pin V_{REF} , the current is not flowed from pin V_{REF} to resistor ladder network. Accordingly, the power dissipation can be saved.


When this bit changes from "1" (V_{REF} disconnected) to "0" (V_{REF} connected), start of the operation must be 1 μ s or more later.

12.2 Block description

12.2.2 A-D register i (i = 0 to 11)

Figures 12.2.5 and 12.2.6 show the structures of the A-D register i. When the A-D conversion is completed, the conversion result (contents of the successive approximation register) is stored into this register. When the comparator function is selected, the value to be compared is stored in this register. Each A-D register i corresponds to an analog input pin (AN_i).

A-D red	ister 0 (Addresses 2116, 2016)	A-D register 8 (Add	resses E116, E016)		
•	jister 1 (Addresses 2316, 2216)	A-D register 9 (Add			
•	jister 2 (Addresses 2516, 2416)	A-D register 10 (Add			
-	jister 3 (Addresses 2716, 2616)	A-D register 11 (Add			
A-D reg	ister 4 (Addresses 2916, 2816)				
A-D reg	jister 5 (Addresses 2B16, 2A16)	(b15)	(b8)		
A-D reg	jister 6 (Addresses 2D16, 2C16)	b7	b0 b7		b
A-D reg	jister 7 (Addresses 2F16, 2E16)				
Bit		Function		At reset	R/W
7 to 0	Reads an A-D conversion result.			Undefined	RO
15 to 8 ■ Whe	The value is "0" at reading. en 10-bit resolution mode is			0	-
15 to 8 ■ Whe A-D reg A-D reg	en 10-bit resolution mode is Jister 0 (Addresses 2116, 2016) Jister 1 (Addresses 2316, 2216)	A-D register 8 (Add A-D register 9 (Add	resses E316, E216)	0	-
15 to 8 ■ Whe A-D reg A-D reg A-D reg	en 10-bit resolution mode is Jister 0 (Addresses 2116, 2016) Jister 1 (Addresses 2316, 2216) Jister 2 (Addresses 2516, 2416)	A-D register 8 (Add A-D register 9 (Add A-D register 10 (Add	dresses E316, E216) dresses E516, E416)	0	-
15 to 8 ■ Whe A-D reg A-D reg A-D reg A-D reg	en 10-bit resolution mode is jister 0 (Addresses 2116, 2016) jister 1 (Addresses 2316, 2216) jister 2 (Addresses 2516, 2416) jister 3 (Addresses 2716, 2616)	A-D register 8 (Add A-D register 9 (Add	dresses E316, E216) dresses E516, E416)	0	-
■ Whe A-D reg A-D reg A-D reg A-D reg A-D reg A-D reg	en 10-bit resolution mode is jister 0 (Addresses 2116, 2016) jister 1 (Addresses 2316, 2216) jister 2 (Addresses 2516, 2416) jister 3 (Addresses 2716, 2616) jister 4 (Addresses 2916, 2816)	A-D register 8 (Add A-D register 9 (Add A-D register 10 (Add A-D register 11 (Add	Iresses E316, E216) Iresses E516, E416) Iresses E716, E616)	0	-
■ Whe A-D reg A-D reg A-D reg A-D reg A-D reg A-D reg A-D reg	en 10-bit resolution mode is jister 0 (Addresses 2116, 2016) jister 1 (Addresses 2316, 2216) jister 2 (Addresses 2516, 2416) jister 3 (Addresses 2716, 2616) jister 4 (Addresses 2916, 2816) jister 5 (Addresses 2B16, 2A16)	A-D register 8 (Add A-D register 9 (Add A-D register 10 (Add	tresses E316, E216) tresses E516, E416) tresses E716, E616) (b8)	0	_ bi
■ Whe A-D reg A-D reg A-D reg A-D reg A-D reg A-D reg A-D reg A-D reg	en 10-bit resolution mode is jister 0 (Addresses 2116, 2016) jister 1 (Addresses 2316, 2216) jister 2 (Addresses 2516, 2416) jister 3 (Addresses 2716, 2616) jister 4 (Addresses 2916, 2816)	A-D register 8 (Add A-D register 9 (Add A-D register 10 (Add A-D register 11 (Add (b15)	Iresses E316, E216) Iresses E516, E416) Iresses E716, E616)	0	b
■ Whe A-D reg A-D reg A-D reg A-D reg A-D reg A-D reg A-D reg A-D reg	en 10-bit resolution mode is jister 0 (Addresses 21 ₁₆ , 20 ₁₆) jister 1 (Addresses 23 ₁₆ , 22 ₁₆) jister 2 (Addresses 25 ₁₆ , 24 ₁₆) jister 3 (Addresses 27 ₁₆ , 26 ₁₆) jister 4 (Addresses 29 ₁₆ , 28 ₁₆) jister 5 (Addresses 2B ₁₆ , 2A ₁₆) jister 6 (Addresses 2D ₁₆ , 2C ₁₆)	A-D register 8 (Add A-D register 9 (Add A-D register 10 (Add A-D register 11 (Add (b15)	tresses E316, E216) tresses E516, E416) tresses E716, E616) (b8)	At reset	– bi
15 to 8 ■ Whe A-D reg A-D reg A-D reg A-D reg A-D reg A-D reg A-D reg A-D reg	en 10-bit resolution mode is jister 0 (Addresses 21 ₁₆ , 20 ₁₆) jister 1 (Addresses 23 ₁₆ , 22 ₁₆) jister 2 (Addresses 25 ₁₆ , 24 ₁₆) jister 3 (Addresses 27 ₁₆ , 26 ₁₆) jister 4 (Addresses 29 ₁₆ , 28 ₁₆) jister 5 (Addresses 2B ₁₆ , 2A ₁₆) jister 6 (Addresses 2D ₁₆ , 2C ₁₆)	A-D register 8 (Add A-D register 9 (Add A-D register 10 (Add A-D register 11 (Add (b15) b7	tresses E316, E216) tresses E516, E416) tresses E716, E616) (b8)		- b(R/W RO



12.2 Block description

-D reg	ister 0 (Addresses 2116, 2016)	A-D register 8 (Ad	dresses E116, E016)		
A-D reg	ister 1 (Addresses 2316, 2216)	A-D register 9 (Ade	dresses E316, E216)		
A-D reg	ister 2 (Addresses 2516, 2416)	A-D register 10 (Ad	dresses E516, E416)		
A-D reg	ister 3 (Addresses 2716, 2616)	A-D register 11 (Ad	dresses E716, E616)		
0	ister 4 (Addresses 2916, 2816)				
•	ister 5 (Addresses 2B ₁₆ , 2A ₁₆)				
0	ster 6 (Addresses 2D ₁₆ , 2C ₁₆)	(b15)	(b8)		
ч-р reg	ister 7 (Addresses 2F16, 2E16)	b7	b0 b7		b0
Bit		Function		At reset	R/W
7 to 0	Any value in the range from "0016" t	o "FF16" can be set.		Undefined	RO
	The set value is compared with the	input voltage. The value is	undefined at reading.		
15 to 8	The value is "0" at reading.			0	_

Fig. 12.2.6 Structure of A-D register i (2)

12.2 Block description

12.2.3 Comparator function select register 0, 1 and comparator result register 0, 1

Figure 12.2.7 shows the structures of comparator function select register 0 and 1; Figure 12.2.8 shows the structures of comparator result register 0 and 1.

When the AN_i pin comparator function select bit is set to "1," the comparator function is selected. When the A-D conversion is performed, be sure to clear the corresponding bit to "0."

For details of the comparator function, refer to section "12.6 Comparator function."

Bit	Bit name	Function		At reset	R/W
0	AN_0 pin comparator function select bit	0 : The comparator function is not sele 1 : The comparator function is selected		0	RW
1	AN1 pin comparator function select bit		J.	0	RW
2	AN2 pin comparator function select bit			0	RW
3	AN ₃ pin comparator function select bit		0	RW	
4	AN4 pin comparator function select bit			0	RW
5	AN₅ pin comparator function select bit			0	RW
6	ANL nin comparator function calest hit			DW	
0	AN ₆ pin comparator function select bit		0	RW	
7	AN ₇ pin comparator function select bit) must be performed while the A-D converter h	halts.	0	RW
7 Note: Wr	AN ₇ pin comparator function select bit riting to comparator function select register 0	<u>b</u>			RW
7 Note: Wr	AN ₇ pin comparator function select bit	bress DD(c)		0	RW
7 Note: Wr	AN ₇ pin comparator function select bit riting to comparator function select register 0	bress DD(c)	07 b6 b5	0 b4 b3 b2	RW
7 Note: Wr	AN7 pin comparator function select bit riting to comparator function select register (arator function select register 1 (Add	b dress DD ₁₆) Function 0 : The comparator function is not sele	07 b6 b5 0 0 0	0 0 0	RW 2 b1 b
7 Note: Wr Compa Bit	AN ₇ pin comparator function select bit riting to comparator function select register (arator function select register 1 (Add Bit name	bress DD ₁₆)	07 b6 b5 0 0 0	0 b4 b3 b2 0 At reset	RW 2 b1 b
7 Note: Wr Compa Bit 0	AN7 pin comparator function select bit riting to comparator function select register (arator function select register 1 (Add Bit name AN ₈ pin comparator function select bit	b dress DD ₁₆) Function 0 : The comparator function is not sele	07 b6 b5 0 0 0	0 b4 b3 b2 0 At reset 0	RW 2 b1 b R/W RW
7 Note: Wr Compa Bit 0 1	AN ₇ pin comparator function select bit riting to comparator function select register (arator function select register 1 (Ado Bit name AN ₈ pin comparator function select bit AN ₉ pin comparator function select bit	b dress DD ₁₆) Function 0 : The comparator function is not sele	07 b6 b5 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	RW 2 b1 b R/W RW RW

Fig. 12.2.7 Structures of comparator function select register 0 and 1

12.2 Block description

Bit	Bit name	Function	At reset	t R/\
0	AN ₀ pin comparator result bit	0 : The set value > The input level at pin AN	0	RV
1	AN1 pin comparator result bit	1 : The set value < The input level at pin AN	0	RV
2	AN2 pin comparator result bit		0	R۷
3	AN₃ pin comparator result bit		0	RV
4	AN4 pin comparator result bit		0	RV
5	AN₅ pin comparator result bit		0	RV
6	AN ₆ pin comparator result bit		0	RV
6	7 into pin comparator recail bit			
7 Note: W	AN ₇ pin comparator result bit riting to comparator result register 0 mus	t be performed while the A-D converter halts.		
7 Note: W	AN ₇ pin comparator result bit	<u>b7_b6_b5_</u>		
7 Note: W	AN ₇ pin comparator result bit riting to comparator result register 0 mus	- 	b4 b3 b2	RV
7 Note: W	AN ₇ pin comparator result bit riting to comparator result register 0 mus ator result register 1 (Address D	F ₁₆) Function 0 : The set value > The input level at pin ANi	b4 b3 b2 0	2 b1 b B R/W
7 Note: W ompar Bit	AN ₇ pin comparator result bit riting to comparator result register 0 mus ator result register 1 (Address D Bit name	F ₁₆)	b4 b3 b2 0 At reset	2 b1 k
7 Note: W ompar Bit 0	AN ₇ pin comparator result bit riting to comparator result register 0 mus ator result register 1 (Address D Bit name AN ₈ pin comparator result bit	F ₁₆) Function 0 : The set value > The input level at pin ANi	b4 b3 b2 0 At reset	2 b1 t R/W RW
7 Note: W ompar Bit 0 1	AN₂ pin comparator result bit riting to comparator result register 0 mus ator result register 1 (Address D Bit name AN₀ pin comparator result bit AN₀ pin comparator result bit	F ₁₆) Function 0 : The set value > The input level at pin ANi	b4 b3 b2 0	2 b1 b R/W RW RW

Fig. 12.2.8 Structures of comparator result register 0 and 1

12.2 Block description

12.2.4 A-D conversion interrupt control register

Figure 12.2.9 shows the structure of the A-D conversion interrupt control register. For details about interrupts, refer to "CHAPTER 6. INTERRUPTS."

D 001	nversion interrupt control registe			
Bit	Bit name	Function	At reset	R/W
0	Interrupt priority level select bits	^{b2 b1 b0} 0 0 0 : Level 0 (Interrupt disabled) 0 0 1 : Level 1	0	RW
1		0 1 0 : Level 2 0 1 1 : Level 3 1 0 0 : Level 4	0	RW
2		1 0 1 : Level 5 1 1 0 : Level 6 1 1 1 : Level 7	0	RW
3	Interrupt request bit	0 : No interrupt requested 1 : Interrupt requested	Undefined (Note 1)	1
7 to 4	Nothing is assigned.			

Fig. 12.2.9 Structure of A-D conversion interrupt control register

(1) Interrupt priority level select bits (bits 2 to 0)

These bits are used to select an A-D conversion interrupt's priority level. When using an A-D conversion interrupt, be sure to select one of the priority levels (1 to 7). When an A-D conversion interrupt request occurs, its priority level is compared with the processor interrupt priority level (IPL). The requested interrupt is enabled only when its priority level is higher than the IPL. (However, this applies when the interrupt disable flag (I) = "0.")

To disable an A-D conversion interrupt, set these bits to "0002" (level 0).

(2) Interrupt request bit (bit 3)

This bit is set to "1" when an A-D conversion interrupt request has occurred. This bit is automatically cleared to "0" when the A-D conversion interrupt request has accepted. This bit can be set to "1" or cleared to "0" by software.

12.2.5 Port P7 direction register, port P8 direction register

The A-D converter's input pins are multiplexed with the port P7 and P8 pins. When using these pins as A-D converter's input pins, be sure to clear the port P7, P8 direction registers' bits, corresponding to the A-D converter's input pins, in order to set these pins to the input mode. Figure 12.2.10 shows the correspondence between the port P7, P8 direction registers and the A-D converter's input pins.

Bit	Bit name	Function	At reset	R/W
0	Pin AN₀	0 : Input mode	0	RW
1	Pin AN1	1 : Output mode	0	RW
2	Pin AN ₂	When using any of these pins as A-D converter's	0	RW
3	Pin AN₃	input pin, be sure to clear its corresponding bit to "0."	0	RW
4	Pin AN4		0	RW
5	Pin AN₅			RW
6	Pin AN ₆		0	RW
7	Pin AN ₇ (Pin DA ₀) (Note	1)	0	RW
	B direction register (Address 14)	fernal peripheral devices, which are multiplexed with the b7 b6 b5	·	01
	P7 pin.	b7 b6 b5	·	b1 b
Port P8	P7 pin.	5) b7 b6 b5 Function 0 : Input mode	b4 b3 b2	b1 b
Port P8 Bit	P7 pin. B direction register (Address 14) Bit name	5) Function 0 : Input mode 1 : Output mode	b4 b3 b2 At reset	B1 b R/W
Port P8 Bit 0	P7 pin. B direction register (Address 14 Bit name Pin AN ₈ (Pin CTS ₂ /RTS ₂ /DA ₁) (Note 1)	5) Function 0 : Input mode 1 : Output mode When using any of these pins as A-D converter's input	b4 b3 b2 At reset	R/W RW
Port P8 Bit 0 1	P7 pin. B direction register (Address 14) Bit name Pin AN ₈ (Pin CTS ₂ /RTS ₂ /DA) (Note 1) Pin AN ₉ (Pin CTS ₂ /CLK ₂) (Note 2)	5) Function 0 : Input mode 1 : Output mode	b4 b3 b2 At reset 0 0	R/W
Port P8 Bit 0 1 2 3 7 to 5	P7 pin. B direction register (Address 14 ₁) Bit name Pin AN ₈ (Pin CTS ₂ /RTS ₂ /DA ₁) (Note 1) Pin AN ₉ (Pin CTS ₂ /CLK ₂) (Note 2) Pin AN ₁₀ (Pin RxD ₂) (Note 3) Pin AN ₁₁ (Pin TxD ₂) (Note 4) Nothing is assigned.	5) Function 0 : Input mode 1 : Output mode When using any of these pins as A-D converter's input	b4 b3 b2 At reset 0 0 0 0 Undefined	R/W RW RW RW RW RW

Fig. 12.2.10 Correspondence between port P7, P8 derection registers and A-D converter's input pins

12.3 A-D conversion method

12.3 A-D conversion method

The A-D converter compares the comparison voltage (V_{ref}), which is internally generated according to the contents of the successive approximation register, with the analog input voltage (V_{IN}), which is input from the analog input pin (AN_i). By reflecting the comparison result on the successive approximation register, V_{IN} is converted into a digital value. When a trigger is generated, the A-D converter performs the following processing:

① Determining bit 9 of the successive approximation register The A-D converter compares V_{ref} with V_{IN}. At this time, the contents of the successive approximation register is "1000000002" (initial value).

Bit 9 of the successive approximation register depends on the comparison result as follows: When $V_{ref} < V_{IN}$, bit 9 = "1" When $V_{ref} > V_{IN}$, bit 9 = "0"

② Determining bit 8 of the successive approximation register After setting bit 8 of the successive approximation register to "1," the A-D converter compares V_{ref} with V_{IN}. Bit 8 depends on the comparison result as follows:

When $V_{ref} < V_{IN}$, bit 8 = "1" When $V_{ref} > V_{IN}$, bit 8 = "0"

③ Determining bits 7 to LSB of the successive approximation register

Operation @ is performed for each of bits 7 to 0 in the 10-bit resolution mode.

Operation 2 is performed for each of bits 7 to 2 in the 8-bit resolution mode.

When the LSB is determined, the contents of the successive approximation register (in order words, conversion result) are transferred to the A-D register i.

 V_{ref} is generated according to the latest contents of the successive approximation register. Table 12.3.1 lists the relationship between the successive approximation register's contents and V_{ref} . Tables 12.3.2 and 12.3.3 list the changes of the successive approximation register and V_{ref} during the A-D conversion, respectively. Figure 12.3.1 shows the ideal A-D conversion characteristics in the 10-bit resolution mode.

Successive approximation register's contents: n	V _{ref} (V)
0	0
1 to 1023	$\frac{V_{\text{REF}}}{1024} \times (n - 0.5)$

Table 12.3.1 Relationship between successive approximation register's contents and $V_{\mbox{\tiny ref}}$

VREF: Reference voltage

12.3 A-D conversion method

0	• •	
	Successive approximation register	Change of Vref
A-D converter halt	b9 b0 1 0 0 0 0 0 0	$\frac{V_{\text{REF}}}{2}$ [V]
1st comparison		$\frac{V_{REF}}{2} - \frac{V_{REF}}{2048} [V]$
2nd comparison 3rd comparison	n9 1 0 0 0 0 0 0 0 1st comparison result 1 0 0 0 0 0 0 0 19 n8 1 0 0 0 0 0 0 0 2nd comparison result	$\frac{V_{REF}}{2} \pm \frac{V_{REF}}{4} - \frac{V_{REF}}{2048} [V] \begin{pmatrix} \bullet_{n_9} = 1 & + \frac{V_{REF}}{4} \\ \bullet_{n_9} = 0 & - \frac{V_{REF}}{4} \end{pmatrix}$ $\frac{V_{REF}}{2} \pm \frac{V_{REF}}{4} \pm \frac{V_{REF}}{8} - \frac{V_{REF}}{2048} [V] \begin{pmatrix} \bullet_{n_8} = 1 & + \frac{V_{REF}}{8} \\ \bullet_{n_8} = 0 & - \frac{V_{REF}}{8} \end{pmatrix}$ \vdots
¥ 8th comparison	n9 n8 n7 n6 n5 n4 n3 1 0 0	$\frac{V_{\text{REF}}}{2} \pm \frac{V_{\text{REF}}}{4} \pm \frac{V_{\text{REF}}}{8} \pm \dots \pm \frac{V_{\text{REF}}}{256} - \frac{V_{\text{REF}}}{2048} [V]$
Conversion completed	n9 n8 n7 n6 n5 n4 n3 n2 0 0	

Table 12.3.2 Change of successive approximation register and Vref during A-D conversion (8-bit resolution)

Table 12.3.3 Change of successive approximation register and V_{ref} during A-D conversion (10-bit resolution)

	Successive approximation register	Change of Vref
A-D converter halt 1st comparison 2nd comparison 3rd comparison 	Successive approximation register b9 b0 1 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0	Change of Vref $\frac{V_{REF}}{2} [V]$ $\frac{V_{REF}}{2} - \frac{V_{REF}}{2048} [V]$ $\frac{V_{REF}}{2} \pm \frac{V_{REF}}{4} - \frac{V_{REF}}{2048} [V] \begin{pmatrix} \bullet_{n_9} = 1 + \frac{V_{REF}}{4} \\ \bullet_{n_9} = 0 & -\frac{V_{REF}}{4} \end{pmatrix}$ $\frac{V_{REF}}{2} \pm \frac{V_{REF}}{4} \pm \frac{V_{REF}}{8} - \frac{V_{REF}}{2048} [V] \begin{pmatrix} \bullet_{n_8} = 1 + \frac{V_{REF}}{8} \\ \bullet_{n_8} = 0 & -\frac{V_{REF}}{8} \end{pmatrix}$ \vdots
10th comparison ↓ Conversion completed	n9 n8 n7 n6 n5 n4 n3 n2 n1 1 n9 n8 n7 n6 n5 n4 n3 n2 n1 1	$\frac{V_{REF}}{2} \pm \frac{V_{REF}}{4} \pm \frac{V_{REF}}{8} \pm \dots \pm \frac{V_{REF}}{1024} - \frac{V_{REF}}{2048} [V]$

12.3 A-D conversion method




Fig. 12.3.1 Ideal A-D conversion characteristics in 10-bit resolution mode

12.4 Absolute accuracy and Differential non-linearity error

The A-D converter's accuracy is described below. Refer to section "Appendix 10. 4. A-D converter standard characteristics," also.

12.4.1 Absolute accuracy

The absolute accuracy is the difference expressed in the LSB between the actual A-D conversion result and the output code of an A-D converter with ideal characteristics. (See Figure 12.4.1 for more details.) The analog input voltage at measurement of the absolute accuracy is assumed to be the mid point of the analog input voltage width that outputs the same output code from an A-D converter with ideal characteristics. For example, in the case of the 10-bit resolution mode, when $V_{REF} = 5.12$ V, 1 LSB width is 5 mV, and 0 mV, 5 mV, 10 mV, 15 mV, 20 mV, ... are selected as the analog input voltages.

The absolute accuracy = ± 3 LSB indicates that when the analog input voltage is 25 mV, the output code expected from an ideal A-D conversion characteristics is "005₁₆," but the actual A-D conversion result is between "002₁₆" to "008₁₆."

The absolute accuracy includes the zero error and the full-scale error.

The absolute accuracy degrades when V_{REF} is lowered. Any of the output codes for analog input voltages in the range from V_{REF} to Vcc is "3FF₁₆."




Fig. 12.4.1 Absolute accuracy of A-D converter (10-bit resolution mode)

12.4 Absolute accuracy and Differential non-linearity error

12.4.2 Differential non-linearity error

The differential non-linearity error indicates the difference between the 1 LSB step width (the ideal analog input voltage width while the same output code is expected to output) of an A-D converter with ideal characteristics and the actual measured step width (the actual analog input voltage width while the same output code is output). (See Figure 12.4.2 for more details.) For example, in the case of the 10-bit resolution mode and $V_{REF} = 5.12$ V, the 1 LSB width of an A-D converter with ideal characteristics is 5 mV; but if the differential non-linearity error is ±1 LSB, the actual measured 1 LSB width is in the range from 0 to 10 mV.




Fig. 12.4.2 Differential non-linearity error (10-bit resolution mode)

12.5 Comparison voltage in 8-bit resolution mode

12.5 Comparison voltage in 8-bit resolution mode

In the 8-bit resolution mode, which is selected by the resolution select bit, the high-order 8 bits of the 10bit successive approximation register are treated as the A-D conversion result. Accordingly, when compared with the 8-bit A-D converter, a comparison reference voltage is different by $3V_{REF}/2048$. (Refer to the underlined portions in Table 12.5.1). The difference of the output code change point is generated as shown in Figure 12.5.1.

Table 12.5.1 Comparison voltage

	M37905's 8-bit resolution mode	8-bit A-D converter
Comparison voltage V _{ref}	$\frac{V_{REF}}{2^8} \times n - \frac{V_{REF}}{2^{10}} \times 0.5$	$\frac{V_{REF}}{2^8} \times n - \frac{V_{REF}}{2^8} \times 0.5$

VREF : Reference voltage

n : Contents of successive approximation register




Fig. 12.5.1 Difference of output code change point

12.6 Comparator function

12.6 Comparator function

By setting the AN_i pin comparator function select bit (See Figure 12.2.7.) to "1," the comparator function can be selected for each pin AN_i.

For pin AN_i where the comparator function is selected, the following comparison operation is performed.

- ① A 10-bit value (a set value), of which high-order 8 bits consist of the corresponding A-D register i (at an even-numbered address)'s contents and of which low-order 2 bits = "10₂," is D-A converted.
- ⁽²⁾ The result of the D-A conversion (that is to say, comparison voltage V_{ref}) is compared with an analog voltage input from an analog input pin.
- ③ The value to be stored into the AN_i pin comparator result bit (see Figure 12.2.8.) depends on the comparison result as follows:

When V_{ref} > analog input voltage, "0" is stored. When V_{ref} < analog input voltage, "1" is stored.

12.7 One-shot mode

In the one-shot mode, the operation for an input voltage from one selected analog input pin is performed once, and an A-D conversion interrupt request occurs at completion of the operation. This mode can be used with analog input pin AN_i (i = 0 to 11).

12.7.1 Settings for one-shot mode

Figures 12.7.1 and 12.7.2 show initial setting examples for related registers in the one-shot mode. When using an interrupt, it is necessary to set the related registers to enable an interrupt. Refer to "CHAPTER 6. INTERRUPTS" for more details.




Fig. 12.7.1 Initial setting example for related registers in one-shot mode (1)

12.7 One-shot mode




Fig. 12.7.2 Initial setting example for related registers in one-shot mode (2)

12.7.2 One-shot mode operation

- ① The A-D converter starts its operation when the A-D conversion start bit is set to "1."
- The A-D conversion is completed after 49 cycles of \u03c6AD in the 8-bit resolution mode, or 59 cycles of \u03c6AD in the 10-bit resolution mode. Then, the contents of the successive approximation register (conversion result) are transferred to the A-D register i.
 When the comparator function is selected, the comparison is completed after 14 cycles of \u03c6AD. Then, the result of the comparison is stored into the AN_i pin comparator result bit.
- ③ At the same time as step ②, the A-D conversion interrupt request bit is set to "1."
- ④ The A-D conversion start bit is cleared to "0," and the A-D converter halts.

Figure 12.7.3 shows the operation in the one-shot mode.




Fig. 12.7.3 Operation in one-shot mode

12.8 Repeat mode

12.8 Repeat mode

In the repeat mode, the A-D conversion for an input voltage from one selected analog input pin is performed repeatedly.

In this mode, no A-D conversion interrupt request occurs. Additionally, the A-D conversion start bit (bit 6 at address 1E₁₆) remains set to "1" until it is cleared to "0" by software, and the A-D converter repeats its operation while the A-D conversion start bit = "1."

This mode can be used with analog input pin AN_i (i = 0 to 11).

12.8.1 Settings for repeat mode

Figures 12.8.1 and 12.8.2 show initial setting examples for related registers in the repeat mode.




Fig. 12.8.1 Initial setting example for related registers in repeat mode (1)

12.8 Repeat mode




Fig. 12.8.2 Initial setting example for related registers in repeat mode (2)

12.8 Repeat mode

12.8.2 Repeat mode operation

- ① The A-D converter starts its operation when the A-D conversion start bit is set to "1."
- The 1st A-D conversion is completed after 49 cycles of \$\phi_{AD}\$ in the 8-bit resolution mode, or 59 cycles of \$\phi_{AD}\$ in the 10-bit resolution mode. Then, the contents of the successive approximation register (conversion result) are transferred to the A-D register i.
 When the comparator function is selected, the 1st comparison is completed after 14 cycles of \$\phi_{AD}\$. Then, the result of the comparison is stored into the AN_i pin comparator result bit.
- ③ The A-D converter repeats its operation until the A-D conversion start bit is cleared to "0" by software. The conversion result is transferred to the A-D register i each time the conversion is completed. When the comparator function is selected, the comparison result is stored into the AN_i pin comparator result bit each time the comparison is completed.

Figure 12.8.3 shows the operation in the repeat mode.





Fig. 12.8.3 Operation in repeat mode

12.9 Single sweep mode

In the single sweep mode, the operation for the input voltages from multiple selected analog input pins are performed, one at a time. The operation is performed in ascending sequence from pin AN₀ to pin AN₇. An A-D conversion interrupt request occurs when the operations for all selected analog input pins are completed. This mode can be used with analog input pins AN_i (j = 0 to 7).

12.9.1 Settings for single sweep mode

Figures 12.9.1 and 12.9.2 show initial setting examples for related registers in the single sweep mode. When using an interrupt, it is necessary to set the related registers to enable an interrupt. Refer to "CHAPTER 6. INTERRUPTS" for more details.



12.9 Single sweep mode




Fig. 12.9.2 Initial setting example for related registers in single sweep mode (2)

12.9.2 Single sweep mode operation

- ① The A-D converter starts its operation for the input voltage at pin AN₀ when the A-D conversion start bit is set to "1."
- ⁽²⁾ The A-D conversion for the input voltage at pin AN₀ is completed after 49 cycles of ϕ_{AD} in the 8bit resolution mode, or 59 cycles of ϕ_{AD} in the 10-bit resolution mode. Then, the contents of the successive approximation register (conversion result) are transferred to the A-D register 0. When the comparator function is selected, the comparison for pin AN₀ is completed after 14 cycles of ϕ_{AD} . Then, the result of the comparison is stored into the AN₀ pin comparator result bit.
- ③ The operations for all selected analog input pins are performed. In the 8-bit and 10-bit resolution modes, the conversion result is transferred to the corresponding A-D register j each time when the A-D conversion per one pin is completed. When the comparator function is selected, the comparison result is stored into the AN_i pin comparator result bit each time the comparison for one pin is completed.
- ④ When step ③ is completed, the A-D conversion interrupt request bit is set to "1."
- ⑤ The A-D conversion start bit is cleared to "0," and the A-D converter halts.

Figure 12.9.3 shows the operation in the single sweep mode.




Fig. 12.9.3 Operation in single sweep mode

12.10 Repeat sweep mode 0


12.10 Repeat sweep mode 0

In the repeat sweep mode, the A-D conversions for input voltages from multiple selected analog input pins are performed repeatedly. The A-D conversion is performed in ascending sequence from pin AN₀ to pin AN₇. In this mode, no A-D conversion interrupt request occurs. Additionally, the A-D conversion start bit (bit 6 at address $1E_{16}$) remains set to "1" until it is cleared to "0" by software, and the A-D converter repeats its operation while the A-D conversion start bit = "1."


This mode can be used with analog input pins AN_i (j = 0 to 7).

12.10.1 Settings for repeat sweep mode 0

Figures 12.10.1 and 12.10.2 show initial setting examples for related registers in the repeat sweep mode 0.



12.10 Repeat sweep mode 0



12.10 Repeat sweep mode 0

12.10.2 Repeat sweep mode 0 operation

- ① The A-D converter starts its operation for the input voltage at pin AN₀ when the A-D conversion start bit is set to "1."
- ⁽²⁾ The A-D conversion for the input voltage at pin AN₀ is completed after 49 cycles of ϕ_{AD} in the 8bit resolution mode, or 59 cycles of ϕ_{AD} in the 10-bit resolution mode. Then, the contents of the successive approximation register (conversion result) are transferred to the A-D register 0. When the comparator function is selected, the comparison for pin AN₀ is completed after 14 cycles of ϕ_{AD} . Then, the result of the comparison is stored into the AN₀ pin comparator result bit.
- ③ The operations for all selected analog input pins are performed. The conversion result is transferred to the corresponding A-D register j each time when the A-D conversion per one pin is completed. When the comparator function is selected, the comparison result is stored into the AN_j pin comparator result bit each time the comparison for one pin is completed.
- ④ The operations for all selected analog input pins are performed again.
- ⑤ The A-D converter repeats its operation until the A-D conversion start bit is cleared to "0" by software.

Figure 12.10.3 shows the operation in the repeat sweep mode 0.




Fig. 12.10.3 Operation in repeat sweep mode 0

12.11 Repeat sweep mode 1

In the repeat sweep mode 1, the A-D conversions for input voltages from multiple selected analog input pins AN_i (j = 0 to 7) are performed repeatedly. In this mode, analog input pins AN_i are divided into two groups: frequently-used pins and non-frequently-used pins. Then, the operation for all of the frequently-used pins is performed. Next, the operation for one of the non-frequently-used pins is performed. Figure 12.11.1 shows the operation sequence in the repeat sweep mode 1. As shown in Figure 12.11.1, the non-frequently-used pin changes sequentially.

In this mode, no A-D conversion interrupt request occurs. Additionally, the A-D conversion start bit (bit 6 at address $1E_{16}$) remains set to "1" until it is cleared to "0" by software, and the A-D converter repeats its operation while the A-D conversion start bit = "1."

This mode can be used with analog input pins AN_i (j = 0 to 7).

12.11.1 Settings for repeat sweep mode 0

Figures 12.11.2 and 12.10.3 show initial setting examples for related registers in the repeat sweep mode 1. Be sure to select the frequently-used analog input pins by the A-D sweep pin select bits (bits 1 and 0 at address $1F_{16}$). All pins that are not selected by the A-D sweep pin select bits become the non-frequently-used pins.

12.11 Repeat sweep mode 1




Fig. 12.11.1 Operation sequence in repeat sweep mode 1

12.11 Repeat sweep mode 1




Fig. 12.11.2 Initial setting example for related registers in repeat sweep mode 1 (1)

12.11 Repeat sweep mode 1




Fig. 12.11.3 Initial setting example for related registers in repeat sweep mode 1 (2)

12.11.2 Repeat sweep mode 1 operation

- ① The A-D converter starts its operation for the input voltage at pin AN₀ when the A-D conversion start bit is set to "1."
- ⁽²⁾ The A-D conversion for the input voltage at pin AN₀ is completed after 49 cycles of ϕ_{AD} in the 8bit resolution mode, or 59 cycles of ϕ_{AD} in the 10-bit resolution mode. Then, the contents of the successive approximation register (conversion result) are transferred to the A-D register 0. When the comparator function is selected, the comparison for pin AN₀ is completed after 14 cycles of ϕ_{AD} . Then, the result of the comparison is stored into the AN₀ pin comparator result bit.
- ③ The operations for all of the frequently-used analog input pins is performed. The conversion result is transferred to the corresponding A-D register j each time when the A-D conversion per one pin is completed. When the comparator function is selected, the comparison result is stored into the AN_j pin comparator result bit each time the comparison for one pin is completed.
- ④ The operation for one of the non-frequently-used analog input pins is performed. (See Figure 12.11.1.)
- ⑤ The operation for all of the frequently-used analog input pins is performed again.
- ⑥ The operation for one of the non-frequently-used analog input pins is performed. This pin differs from the pin used in ④. (See Figure 12.11.1.)
- ⑦ The A-D converter repeats its operation until the A-D conversion start bit is cleared to "0" by software.

[Precautions for A-D converter]

[Precautions for A-D converter]

- 1. Be sure to clear the V_{REF} connection select bit to "0."
- 2. Writing to the following must be performed before a trigger is generated (in other words, while the A-D converter halts); this must be done independent of the operation mode of the A-D converter.
 - Each bit of the A-D control register 0, except writing of "0" to bit 6
 - Each bit of the A-D control register 1
 - Each bit of the A-D control register 2
 - A-D register i (when the comparator function is selected)
 - Comparator function select register 0
 - Comparator function select register 1
 - Comparator result register 0
 - Comparator result register 1

Especially, when any instruction which clears the V_{REF} connection select bit from "1" to "0" has been executed (in other words, the resistor ladder network is connected with pin V_{REF} by this instruction), an interval of 1 μ s or more must be elapsed before occurrence of a trigger.

- 3. When using pins AN₀ to AN₇, regardless of the A-D operation mode, be sure to fix bit 3 of the analog input pin select bits 1 (bits 3 to 0 at address DB₁₆) to "0."
- 4. Pins AN₈ to AN₁₁ can be used only in the one-shot mode or repeat mode.
- 5. The analog input pin select bits 0 (bits 2 to 0 at address 1E₁₆) and the analog input pin select bits 1 (bits 3 to 0 at address DB₁₆) must be specified again if the user switches the operation mode to the one-shot mode or repeat mode after the operation is performed in the single sweep mode, repeat sweep mode 0, or repeat sweep mode 1.
- 6. Reading from A-D register i (when the comparator function is selected) must be performed before occurrence of a trigger (in other words, while the A-D converter halts.). The value undefined at reading.
- 7. When using pin AN₇, be sure that the D-A₀ output enable bit (bit 0 at address 96₁₆) = "0" (output disabled). When using pin AN₈, be sure that the D-A₁ output enable bit (bit 1 at address 96₁₆) = "0" (output disabled). Also, be sure not to use pin $\overline{\text{CTS}_2}/\overline{\text{RTS}_2}$. When using pin AN₉, be sure not to use pin $\overline{\text{CTS}_2}/\text{CLK}_2$. When using pin AN₁₀, be sure not to use pin RxD₂.
- 8. Setting of bit 3 of the analog input pin select bits 1 (bits 3 to 0 at address DB₁₆) to "1" invalidates the analog input pin select bits 0 (bits 2 to 0 at address 1E₁₆).
- 9. Refer to section "Appendix 7. Countermeasures against noise" when using the A-D converter.

CHAPTER 13 **D-A CONVERTER**

13.1 Overview13.2 Block description13.3 D-A conversion method13.4 Setting method13.5 Operation description[Precautions for D-A converter]

D-A CONVERTER

13.1 Overview, 13.2 Block description

13.1 Overview

The M37905 is provided with two independent D-A converters of the R-2R type with 8-bit resolution. These D-A converters convert the values loaded in D-A register i (i = 0, 1) to analog voltages and output them from pin DA_i .

13.2 Block description

Figure 13.2.1 shows the block diagram of the D-A converter. The registers related to the D-A converter are described below.




Fig. 13.2.1 D-A converter block diagram

13.2.1 D-A control register

Figure 13.2.2 shows the structure of the D-A control register.

Pin DAi (i = 0, 1) serves as the analog voltage output pin of the D-A converter. Since pin DAi is equipped with no internal buffer amplifier, it is necessary to connect a buffer amplifier externally to pin DAi, if this pin is needed to be connected with a low-impedance load.

Pin DAi is multiplexed with an analog input pin and I/O pins for serial I/O. When any of the D-Ai output enable bits is set to "1" (output enabled), the corresponding pin is used only as pin DAi, not as any other multiplexed input/output pin (including a programmable I/O port pin).




Fig. 13.2.2 Structure of D-A control register


(1) D-Ai output enable bits (Bits 0, 1)

Setting any of the D-Ai output enable bits to "1" (output enabled) allows the corresponding pin DAi to output D-A converted analog voltage, regardless of the contents of the corresponding bits of the port P7 and port P8 direction registers.

13.2.2 D-A register i (i = 0, 1)

Each pin DA_i outputs the analog voltage corresponding to the value loaded in D-A register i. Figure 13.2.3 shows the structure of D-A register i.

D-A register i (i = 0, 1) (Addresses 9816, 9916)				
Bit	Function		At reset	R/W
7 to 0	Any value in the range from 00_{16} through FF ₁₆ can be set (Note), value will be D-A converted and will be output.	and this	0	RW




D-A CONVERTER

13.3 D-A conversion method

13.3 D-A conversion method

The reference voltage VREF is divided according to the value loaded in D-A register i, and it is output as an analog voltage from pin DAi.

Figure 13.3.1 shows the equivalent circuit diagram of the D-A converter.



13.4 Setting method, 13.5 Operation description

13.4 Setting method

Figure 13.4.1 shows an initial setting example of registers related to the D-A converter.




Fig. 13.4.1 Initial setting example of registers related to D-A converter

13.5 Operation description

When any of the D-Ai output enable bits is set to "1," the value loaded in D-A register i is converted to an analog voltage, and the analog voltage is output from pin DAi.

The relationship between analog output voltage V and value n, which has been loaded in D-A register i, can be expressed as follows :

V = VREF X
$$\frac{n}{256}$$
 (n = 0 to 255)

VREF : Reference voltage

D-A CONVERTER

[Precautions for D-A converter]

[Precautions for D-A converter]

- 1. Pin DAi is multiplexed with an analog input pin and I/O pins for serial I/O. When any of the D-Ai output enable bits is set to "1" (output enabled), the corresponding pin is used as pin DAi, not as any other multiplexed input/output pin (including a programmable I/O port pin).
- 2. When not using the D-A converter, be sure to do as follows:
 - Clear the D-A_i (i = 0, 1) output enable bit (bits 0, 1 at address 9616) to "0."
 - Clear the contents of D-A register i (addresses 9816, 9916) to "0016."

CHAPTER 14 WATCHDOG TIMER

14.1 Block description14.2 Operation description[Precautions for watchdog timer]

WATCHDOG TIMER

14.1 Block description

The watchdog timer functions as follows:

- Detects a program runaway.
- At stop mode termination, measures a certain time after oscillation starts. (Refer to section "15.3 Stop mode.")

14.1 Block description

Figure 14.1.1 shows the block diagram of the watchdog timer, and registers relevant to the watchdog timer are described below.




Fig. 14.1.1 Block diagram of watchdog timer

WATCHDOG TIMER

14.1.1 Watchdog timer

Figure 14.1.2 shows the structure of the watchdog timer register.

The watchdog timer is a 12-bit counter where the count source which is selected with the watchdog timer frequency select bit (bit 0 at address 61₁₆) is counted down. A value of "FFF₁₆" is automatically set in the watchdog timer if any of the following conditions is satisfied. An arbitrary value cannot be set to the watchdog timer.

- When dummy data is written to the watchdog timer register. (See Figure 14.1.2.)
- When the most significant bit of watchdog timer becomes "0."
- When the STP instruction is executed. (Refer to section "15.3 Stop mode.")
- At reset

Vatchd	log timer register (Address 60 ₁₆)		b0
Bit	Function	At reset	R/W
7 to 0	Initializes the watchdog timer. When dummy data has been written to this register, the watchdog timer's value is initialized to "FFF16" (dummy data: 0016 to FF16).	Undefined	_

Fig. 14.1.2 Structure of watchdog timer register

14.1.2 Watchdog timer frequency select register

Figure 14.1.3 shows the structure of the watchdog timer frequency select register.

valchi	log timer frequency select regis	ler (Address 6116)			
Bit	Bit name		Function	At reset	R/W
0	Watchdog timer frequency select bit	0 : Wf ₅₁₂ 1 : Wf ₃₂		0	RW
5 to 1	Nothing is assigned.			Undefined	_
6	Watchdog timer clock source select bits at STP termination	^{b7 b6} 0 0 : fX ₃₂ 0 1 : fX ₁₆		0	RW
7		1 0 : fX ₁₂₈ 1 1 : fX ₆₄		0	RW



(1) Watchdog timer frequency select bit (bit 0)

This bit is used to select a count source of the watchdog timer.

(2) Watchdog timer clock source select bits at STP termination (bits 7, 6)

These bits are used to select a count source at stop mode termination. For details of the operation at stop mode termination, refer to section **"15.3 Stop mode."**

14.1 Block description

14.1.3 Particular function select register 2

When not using the watchdog timer, this register can be used to disable the watchdog timer. Figure 14.1.4 shows the structure of the particular function select register 2.

r artiour	ar function select register 2 (Address 64 ₁₆)		
Bit	Function	At reset	R/W
7 to 0	Disables the watchdog timer. When values of " 79_{16} " and " 50_{16} " succeedingly in this order, the watchdog timer will stop its operation.	Undefined	_
• W • Fe No sto If a	er reset, this register can be set only once. Writing to this register requires the following procedure: /rite values of "7916" and "5016" to this register succeedingly in this order. or the above writing, be sure to use the MOVMB (MOVM when m = 1) instruction or the STAB (STA te that the following: if an interrupt occurs between writing of "7916" and next writing of "5016," the watch p its operation. ny of the following has been performed after reset, writing to this register is disabled from that time: this register is read out.	ndog timer o	,

Fig. 14.1.4 Structure of particular function select register 2

In addition, even when the watchdog timer is disabled by this register, the watchdog timer can be active only at the stop mode termination if the external clock input select bit (bit 1 at address 62_{16}) = "0." (Refer to section "15.3 Stop mode.")

14.2 Operation description

The operations of the watchdog timer are described below.

14.2.1 Basic operation

- ① Watchdog timer starts counting down from "FFF16."
- ② When the watchdog timer's most significant bit becomes "0" (counted 2048 times), a watchdog timer interrupt request occurs. (See Table 14.2.1.)
- 3 When the interrupt request occurs in above 2, a value of "FFF16" is set to the watchdog timer.

A watchdog timer interrupt is a non-maskable interrupt. When a watchdog timer interrupt request is accepted, the processor interrupt priority level (IPL) is set to "111₂."

Table 14.2.1 Occurrence interval of watchdog timer interrupt request

Watchdog timer	f(fsys)	= 20 MHz				
frequency select bit	Count source	Occurrence interval (Note)				
0	Wf512	52.43 ms				
1	Wf ₃₂	3.28 ms				

Note: This applies when the peripheral device's clock select bits 1, 0 (bits 7, 6 at address BC₁₆) = "00₂."

14.2 Operation description

Be sure to write dummy data to the watchdog timer register (address 60₁₆) before the most significant bit of the watchdog timer becomes "0." When writing to the watchdog timer is not performed owing to a program runaway and the watchdog timer's most significant bit becomes "0," a watchdog timer interrupt request occurs. This informs that a program runaway has occurred.

In order to reset the microcomputer when a program runaway has been detected, write "1" to the software reset bit (bit 6 at address 5E₁₆) in the watchdog timer interrupt routine.

Figure 14.2.1 shows an example of a program runaway detected by the watchdog timer.




Fig. 14.2.1 Example of program runaway detection by watchdog timer

14.2.2 Stop period

The watchdog timer stops its operation in any of the following cases: ① During Wait mode (Refer to section "15.4 Wait mode.") ② During Stop mode (Refer to section "15.3 Stop mode.")

When state ① has been terminated, the watchdog timer restarts counting from the state immediately before it stops its operation. For the watchdog timer's operation at termination of state ②, refer to section "14.2.3 **Operation in stop mode.**"

14.2.3 Operations in stop mode

When the **STP** instruction has been executed, a value of "FFF₁₆" is set to the watchdog timer, and the watchdog timer stops its operation in the stop mode. Immediately after the stop mode termination, the watchdog timer operates as follows.

(1) When stop mode is terminated by hardware reset

Supply of ϕ_{CPU} and ϕ_{BIU} starts immediately after the stop mode termination, and the microcomputer performs "operation after reset." (Refer to "CHAPTER 3. RESET.") The watchdog timer frequency select bit becomes "0," and the watchdog timer starts counting of Wf₅₁₂ from "FFF₁₆."

(2) When stop mode is terminated by interrupt occurrence (with watchdog timer used) (Note)

Immediately after the stop mode termination, the watchdog timer starts counting the count source selected by the watchdog timer clock source select bits at STP termination (bits 6, 7 at address 61₁₆), starting from "FFF₁₆." It is independent of the watchdog timer frequency select bit (bit 0 at address 61₁₆). When the most significant bit of the watchdog timer becomes "0," supply of ϕ_{CPU} and ϕ_{BIU} starts. (At this time, no watchdog timer interrupt request occurs.)

When supply of ϕ_{CPU} and ϕ_{BIU} starts, the routine of the interrupt which the microcomputer used to terminate the stop mode is executed. The watchdog timer restarts counting of the count source (Wf₃₂ or Wf₅₁₂), which was counted immediately before execution of the **STP** instruction, starting from "FFF₁₆."

Note: For the setting of the usage of the watchdog timer, refer to section "15.3 Stop mode."

(3) When stop mode is terminated by interrupt occurrence (with watchdog timer not used) (Note) Supply of ϕ_{CPU} and ϕ_{BIU} starts immediately after the stop mode termination, and the routine of the interrupt which the microcomputer used to terminate the stop mode is executed. The watchdog timer restarts counting of the count source (Wf₃₂ or Wf₅₁₂), which was counted immediately before execution of the **STP** instruction, starting from "FFF₁₆."

Note: For the setting of the usage of the watchdog timer, refer to section "15.3 Stop mode."

[Precautions for watchdog timer]

[Precautions for watchdog timer]

- 1. When dummy data has been written to address 60₁₆ with the 16-bit data length, writing to address 61₁₆ is simultaneously performed. Accordingly, when the user does not want to change the contents of the watchdog timer frequency select bit (bit 0 at address 61₁₆) and watchdog timer clock source select bits at STP termination (bits 6, 7 at address 61₁₆), be sure to write again the values which are currently set in these bits, simultaneously with writing to address 60₁₆.
- 2. When the STP instruction is executed, the watchdog timer stops its operation. If the STP instruction's code (31₁₆, 30₁₆) has accidentally been executed owing to a program runaway, the watchdog timer stops its operation. Therefore, in the system where the watchdog timer is used to detect a program runaway, we recommend that the STP instruction invalidity select bit (bit 0 at address 62₁₆) = "1." (STP instruction is invalid.) Refer to section "15.3 Stop mode."

CHAPTER 15 STOP AND WAIT MODES

15.1 Overview15.2 Block description15.3 Stop mode15.4 Wait mode

15.1 Overview

When there is no need for operation of the central processing unit (CPU), the stop and wait modes are used to stop oscillation or internal clock. As a result, the power consumption can be saved. The microcomputer enters the stop mode when the **STP** instruction has been executed; the microcomputer enters the wait mode when the **WIT** instruction has been executed.

The stop and wait modes are terminated by an interrupt request occurrence or hardware reset.

Table 15.1.1 lists the states in the stop and wait modes and operations after these modes are terminated.

I a		15.1.1 5tat	es in stop and wait			are terminated
			Stop	mode	Wait	mode
		Item	When watchdog timer is used at	When watchdog timer is not used	System clock is active.	System clock is inactive.
			termination (See Figure 15.3.1.)	at termination (See Figure 15.3.1.)	(Bit 3 at address 6316 = "0")	(Bit 3 at address 6316 = "1")
	Os	cillation	Inactive.		Active.	
	PLL	frequency multiplier	Stopped.		Operates (Note 1).	
	фсғ	νυ, фвιυ	Inactive.		Inactive.	
	f _{sys} ,	clock φ1,	Inactive.		Active. Inactive.	
	f₁ t	o f 4096				
	Wf32, Wf512		Inactive.		Inactive.	
States		Timers A, B	Can operate only in th	e event counter mode.	Operates.	Can operate only in the
Sta	al Sta					event counter mode.
	peripheral	Serial I/O	Can operate only when an external clock is (Operates.	Can operate only when ar
	beri		selected.			external clock is selected
		A-D converter	Stopped.		Operates.	Stopped.
	Internal	D-A converter	Stopped.		Operates.	Stopped.
	드	Watchdog timer	Stopped.		Stopped.	
		Pins	Retains the state at the STP	instruction execution.	Retains the state at the WIT	instruction execution.
ation	Те	rmination due	Supply of ocpu, obu starts after a	Supply of ocpu, oblu starts	Supply of ocpu, obuu s	tarts immediately afte
ermin	toi	nterrupt request	certain time has been measured	immediately after termi-	termination.	
aftert	000	currence	by using the watchdog timer.	nation (Note 2) .		
Operation after termination	Те	rmination due	Operation after hardw	are reset	Operation after hardw	are reset
Opera	toł	nardware reset				

Table 15 1 1	States in sto	n and wait mode	s and operations	after these r	nodes are terminated
		p and wait mode	s and operations	anter these i	noues are terminated


Notes 1: This applies when the PLL circuit operation enable bit (bit 1 at address BC₁₆) = "1." **2:** See Table 15.3.2.

STOP AND WAIT MODES

15.2 Block description

15.2 Block description

Figure 15.2.1 shows the block diagram of the clock generating circuit with the **STP** and **WIT** instructions. Also, registers relevant to these modes are described below.



STOP AND WAIT MODES

15.2 Block description

15.2.1 Particular function select register 0

Figure 15.2.2 shows the structure of the particular function select register 0, and Figure 15.2.3 shows the writing procedure for the particular function select register 0.

Bit	Bit name	Function	At reset	R/W
0	STP instruction invalidity select bit	0 : STP instruction is valid. 1 : STP instruction is invalid.	0	RW (Note
1	External clcok input select bit	 0 : Oscillation circuit is active. (Oscillator is connected.) Watchdog timer is used at stop mode termination. 1 : Oscillation circuit is inactive. (External clock is input.) When the system clock select bit (bit 5 at address BC₁₆) = "0," watchdog timer is not used at stop mode termination. When the system clock select bit = "1," watchdog timer is used at stop mode termination. 	0	RW (Note
7 to 2	Fix these bits to "000000."		0	RW

If an interrupt occurs between writing of "5516" and next writing of "0" or "1," latter writing may be ignored. When there is a possibility that an interrupt occurs at the above timing, be sure to read this bit's contents after writing of "0" or "1," and verify whether "0" or "1" has correctly been written or not.

Fig. 15.2.2 Structure of particular function select register 0

(1) STP instruction invalidity select bit (bit 0)

Setting this bit to "1" invalidates the STP instruction. When using the stop mode, be sure to clear this bit to "0."

Writing to this bit requires the following procedure:

• Write "5516" to address 6216.

• Succeedingly, write "0" or "1" to this bit. (See Figure 15.2.3.)

If an interrupt occurs between writing of "5516" and next writing of "0" or "1," latter writing may be ignored. When there is a possibility that an interrupt occurs at the above timing, be sure to read this bit's contents after writing of "0" or "1," and verify whether "0" or "1" has correctly been written or not.


(2) External clock input select bit (bit 1)

When this bit = "0," the oscillation driver circuit between pins X_{IN} and X_{OUT} is operationg. At the stop mode termination owing to an interrupt occurrence, the watchdog timer is used.

Setting this bit to "1" stops the oscillation driver circuit between pins X_{IN} and X_{OUT} and keeps the output level at pin X_{OUT} being "H." (Refer to section "16.3 Stop of oscillation circuit.") At the stop mode termination owing to an interrupt occurrence, the watchdog timer is not used if the system clock select bit (bit 5 at address BC₁₆) = "0," where as the watchdog timer is used if the system clock select bit = "1."

To rewrite this bit, write "0" or "1" just after writing of " 55_{16} " to address 62_{16} . (See Figure 15.2.3.) Note that if an interrupt occurs between writing of " 55_{16} " and next writing of "0" or "1," latter writing may be ignored. When there is a possibility that an interrupt occurs at the above timing, be sure to read this bit's contents after writing of "0" or "1," and verify whether "0" or "1" has correctly been written or not.

In addition, even when the watchdog timer is disabled by the particular function select register 2 (address 64_{16}), the watchdog timer can be active only at the stop mode termination if this bit = "0." (Refer to section "**15.3 Stop mode.**")



STOP AND WAIT MODES

15.2 Block description

15.2.2 Particular function select register 1

Figure 15.2.4 shows the structure of the particular function select register 1.

articui	ar function select register 1 (Ad	dress 6316)	0 0)
Bit	Bit name	Function	At reset	R/W
0	STP-instruction-execution status bit	0 : Normal operation. 1 : During execution of STP instruction	(Note 1)	RW (Note 2
1	WIT-instruction-execution status bit	0 : Normal operation. 1 : During execution of WIT instruction	(Note 1)	RW
2	Fix this bit to "0."		0	RW
3	System clock stop select bit at WIT (Note 3)	0 : In the wait mode, system clock f_{sys} is active. 1 : In the wait mode, system clock f_{sys} is inactive.	0	RW
4	Fix this bit to "0."		0	RW
5	The value is "0" at reading.		0	_
6	Timer B2 clock source select bit (Valid in event counter mode.) (Note 4)	0 : External signal input to the TB2 _{IN} pin is counted. 1 : fX₃₂ is counted.	0	RW
7	The value is "0" at reading.		0	_

2: Even when "1" is written, the bit status will not change.

3: Setting this bit to "1" must be performed just before execution of the WIT instruction. Also, after the wait state is terminated, this bit must be cleared to "0" immediately.

4: When using timer B2 in the pulse period/pulse width measurement mode, be sure to clear this bit to "0."

Fig. 15.2.4 Structure of particular function select register 1

(1) STP-instruction-execution status bit (bit 0)

When the microcomputer enters the stop mode, this bit becomes "1," indicating that the **STP** instruction has been executed.

This bit becomes "0" at power-on reset. At hardware reset and software reset, this bit retains the value immediately before reset. Therefore, this bit is used for the following verification:

• Which of the power-on reset and hardware reset has been used to reset the system?

• Has the hardware reset been used for the stop mode termination?

This bit is cleared to "0" by writing "0" to this bit. Although, even when "1" is written to this bit, this bit does not change.

At the stop mode termination, be sure to clear this bit to "0" by software.

(2) WIT-instruction-execution status bit (bit 1)

When the microcomputer enters the wait mode, this bit becomes "1," indicating that the **WIT** instruction has been executed.

This bit becomes "0" at power-on reset. At hardware reset and software reset, this bit retains the value immediately before reset. Therefore, this bit is used for the following verification:

• Which of the power-on reset and hardware reset has been used to reset the system?

• Has the hardware reset been used for the wait mode termination?

This bit is cleared to "0" by writing "0" to this bit. Although, even when "1" is written to this bit, this bit does not change.

At the wait mode termination, be sure to clear this bit to "0" by software.

STOP AND WAIT MODES

15.2 Block description

15.2.3 Watchdog timer frequency select register

Figure 15.2.5 shows the structure of the watchdog timer frequency select register.

Bit	Bit name	Function	At reset	R/W
0	Watchdog timer frequency select bit	0 : Wf ₅₁₂ 1 : Wf ₃₂	0	RW
5 to 1	Nothing is assigned.		Undefined	4 <u> </u>
6	Watchdog timer clock source select bits at STP termination	^{b7 b6} 0 0 : fX ₃₂ 0 1 : fX ₁₆	0	RW
7		1 0 : fX ₁₂₈ 1 1 : fX ₆₄	0	RW

Fig. 15.2.5 Structure of watchdog timer frequency select register

(1) Watchdog timer clock source select bits at STP termination (bits 7, 6)

These bits are used to select a count source at stop mode termination. For details of the operation at stop mode termination, refer to section **"15.3 Stop mode."**

15.3 Stop mode

15.3 Stop mode

When the **STP** instruction has been executed, each of the oscillation and the PLL frequency multiplier's operation becomes inactive. This state is called "stop mode." (See Table 15.1.1)

In the stop mode, even when oscillation becomes inactive, the contents of the internal RAM can be retained if Vcc (the power source voltage) \geq V_{RAM} (RAM hold voltage). Furthermore, since the CPU and internal peripheral devices which use any of clocks f₁ to f₄₀₉₆, Wf₃₂, Wf₅₁₂ stop their operations, the power consumption can be saved.

The stop mode is terminated owing to an interrupt request occurrence or hardware reset.

When terminated owing to an interrupt request occurrence, an instruction can be executed immediately after termination if all of the following conditions are satisfied. (Refer to section "15.3.2 Terminate operation at interrupt request occurrence (when not using watchdog timer)."):

- An stable clock is input from the external. (The external clock input select bit (bit 1 at address 62₁₆) = "1.")
- The PLL frequency multiplier is not used. (The system clock select bit (bit 5 at address BC₁₆) = "0.")

When terminated owing to an interrupt request occurrence, an instruction will be executed after the oscillation stabilizing time has been measured by using the watchdog timer if any of the following conditions is satisfied. (Refer to section "15.3.1 Terminate operation at interrupt request occurrence (when using watchdog timer)."):

- An oscillator is used. (The external clock input select bit (bit 1 at address 62₁₆) = "0.")
- The PLL frequency multiplier is used. (The system clock select bit (bit 5 at address BC16) = "1.")

15.3.1 Terminate operation at interrupt request occurrence (when using watchdog timer)

At the stop mode termination, execution of an instruction is started after a certain time has been measured by using the watchdog timer. (See Figure 15.3.1.)

- ① When an interrupt request occurs, an oscillator starts its operation. Also, when the PLL circuit operation enable bit (bit 1 at address BC₁₆) = "1," the PLL frequency multiplier starts its operation. Simultaneously with this, each supply of clocks f_{sys}, φ₁, f₁ to f₄₀₉₆, Wf₃₂, Wf₅₁₂ starts.
- ② By start of oscillation in ①, the watchdog timer starts its operation. Regardless of the watchdog timer frequency select bit (bit 0 at address 61₁₆), the watchdog timer counts a count source (fX₁₆ to fX₁₂₈), which is selected by the watchdog timer clock source select bits at STP termination (bits 7, 6 at address 61₁₆). This counting is started from a value of "FFF₁₆."
- ③ When the most significant bit (MSB) of the watchdog timer becomes "0," each supply of φ_{CPU}, φ_{BIU} starts. (At this time, no watchdog timer interrupt request occurs.) Also, the count source of the watchdog timer returns to the count source selected by the watchdog timer frequency select bits (in order words, Wf₃₂ or Wf₅₁₂).
- \circledast The interrupt request which occurred in \circledast is accepted.

For the watchdog timer, refer to "CHAPTER 14. WATCHDOG TIMER." Table 15.3.1 lists the interrupts which can be used to terminate the stop mode.

Table 15.3.1	Interrupts	which can	be used to	terminate stop mode
--------------	------------	-----------	------------	---------------------

Interrupt	Usage condition for interrupt request occurrence
$\overline{INT_i}$ interrupt (i = 0 to 7)	
Timer Ai interrupt (i = 0 to 9)	In event counter mode
Timer Bi interrupt (i = 0 to 2)	
UARTi transmit interrupt (i = 0 to 2)	When an external clock is selected.
UARTi receive interrupt (i = 0 to 2)	

Notes 1: When multiple interrupts are enabled, the stop mode is terminated owing to the interrupt request which occurs first.
2: For interrupts, refer to "CHAPTER 6. INTERRUPTS" and each peripheral device's chapter.

STOP AND WAIT MODES

15.3 Stop mode

Before executing the **STP** instruction, be sure to enable an interrupt which is to be used for the stop mode termination.

Also, make sure that the interrupt priority level of an interrupt, which is to be used for the termination, is higher than the processor interrupt priority level (IPL) of a routine where the **STP** instruction is executed. After oscillation starts (①), there is a possibility that each interrupt request occurs until the supply of ϕ_{CPU} , ϕ_{BIU} starts (③). The interrupt requests which occurred during this period are accepted in order of priority after the watchdog timer's MSB becomes "0." (When the level sense of an $\overline{INT_i}$ interrupt is used, however, no interrupt request is retained. Therefore, if pin $\overline{INT_i}$ is at the invalid level when the watchdog timer's MSB becomes "0," no interrupt request is accepted.) For an interrupt which has no need to be accepted, be sure to set its interrupt priority level to "0" (Interrupt disabled) before executing the **STP** instruction.

15.3.2 Terminate operation at interrupt request occurrence (when not using watchdog timer)

At the stop mode termination, an instruction is executed without use of the watchdog timer. (See Figure 15.3.1.)

- ① When an interrupt request occurs, clock input from pin X_{IN} starts. Simultaneously, supply of clocks f_{sys}, ¢1, f1 to f4096, Wf32, Wf512 starts.
- 2 Supply of φCPU, φBIU starts after the time listed in Table 15.3.2 has elapsed.
- ③ The interrupt request which occurred in ① is accepted.

until supply of фсри, фви starts				
Watchdog timer clock source select bits at STP termination (bits 7, 6 at address 61 ₁₆)	Time until supply of фсри and фви starts			
00	fXIN X 19 cycles			
01	fXIN X 11 cycles			
10	fXIN X 67 cycles			
11	fXIN X 35 cycles			

Table 15.3.2 Time after stop mode is terminated

Before executing the **STP** instruction, be sure to set as follows:

- Enable an interrupt which is to be used for the stop mode termination. Also, make sure that the interrupt priority level of an interrupt, which is to be used for the termination, is higher than the processor interrupt priority level (IPL) of a routine where the STP instruction is executed.
- The external clock input select bit (bit 1 at address 62₁₆) = "1" (Note)
- The system clock select bit (bit 5 at address BC₁₆) = "0" (Note)
- Note: Simultaneously, the oscillation driver circuit between pins X_{IN} and X_{OUT} stops, and the output level at pin X_{OUT} is kept "H." (Refer to section "16.3 Stop of oscillation circuit.")

STOP AND WAIT MODES

15.3 Stop mode




Fig. 15.3.1 Stop mode terminate sequence owing to interrupt request occurrence

15.3 Stop mode

15.3.3 Terminate operation at hardware reset

Although each of the CPU and SFR area is initialized, the contents of the internal RAM immediately before the **STP** instruction execution are retained. The terminate sequence is the same as the internal processing sequence after reset.

For reset, refer to "CHAPTER 3. RESET."

Also, the STP-instruction-execution status bit (bit 0 at address 63₁₆) is used for the following verification: • Which of the power-on reset and hardware reset has been used to reset the system?

• Has the hardware reset been used for the stop mode termination?

15.4 Wait mode

15.4 Wait mode

When the **WIT** instruction is executed, both of ϕ_{CPU} and ϕ_{BIU} become inactive. (The oscillation does not become inactive.) This state is called "wait mode." (See Table 15.1.1.)

In the wait mode, the power consumption can be saved with Vcc (the power source voltage) retained. When using no internal peripheral device in the wait mode, the power consumption can be saved furthermore since each of f_{sys} and internal peripheral device's operation clock can be inactive. (Refer to section "16.2 Stop of system clock in wait mode.")

The wait mode is terminated owing to an interrupt request occurrence or hardware reset. The wait mode terminate operation is described below.

15.4.1 Terminate operation at interrupt request occurrence

- \odot When an interrupt request occurs, each supply of ϕ_{CPU} and ϕ_{BIU} starts.
- $\ensuremath{\textcircled{O}}$ The interrupt request which occurred in $\ensuremath{\textcircled{O}}$ is accepted.

Table 15.4.1 lists the interrupts which can be used for the wait mode termination.

Table 15.4.1 Interrupts which can be used for wait mode termination

Interrupt	Usage conditions for interrupt request occurrences			
Interrupt	System clock in action	System clock out of action		
$\overline{INT_i}$ interrupt (i = 0 to 7)				
Timer Ai interrupt (i = 0 to 9)		In event counter mode		
Timer Bi interrupt (i = 0 to 2)				
UARTi transmit interrupt (i = 0 to 2)		When an external clock is selected.		
UARTi receive interrupt (i = 0 to 2)				
A-D conversion interrupt		Do not use.		

Notes 1: When multiple interrupts are enabled, the wait mode is terminated owing to the interrupt request which occurs first.

2: For interrupts, refer to "CHAPTER 6. INTERRUPTS" and each peripheral device's chapter.

Before executing the **WIT** instruction, be sure to enable an interrupt which is to be used for the wait mode termination.

Also, make sure that the interrupt priority level of an interrupt, which is to be used for termination, is higher than the processor interrupt priority level (IPL) of a routine where the **WIT** instruction is executed.

Also, when multiple interrupts in Table 15.4.1 are enabled, the wait mode is terminated owing to the interrupt request which occurs first.

15.4.2 Terminate operation at hardware reset

Although each of the CPU and SFR area is initialized, the contents of the internal RAM immediately before the **WIT** instruction execution are retained. The terminate sequence is the same as the internal processing sequence after reset.

For reset, refer to "CHAPTER 3. RESET."

Also, the WIT-instruction-execution status bit (bit 1 at address 63₁₆) is used for the following verification:

• Which of the power-on reset and hardware reset has been used to reset the system?

• Has the hardware reset been used for the wait mode termination?

CHAPTER 16 POWER SAVING FUNCTIONS

- 16.1 Overview
- 16.2 Inactivity of system clock in wait mode
- 16.3 Stop of oscillation circuit
- 16.4 Pin V_{REF} disconnection

POWER SAVING FUNCTIONS

16.1 Overview

This chapter explains the functions to save the power consumption of the microcomputer and the total system including the microcomputer.

16.1 Overview

Table 16.1.1 lists the overview of the power saving functions. Each of these functions saves the power consumption of the total system. The registers related to the power saving functions are explained in the following.

Item	Function	Reference
Inactivity of system clock in	In the wait mode, operating clocks for the internal peripheral	CHAPTER 15. STOP
wait mode	devices and f _{sys} can be inactive.	AND WAIT MODES
Stop of oscillation circuit	When a stable clock externally generated is used, the drive	CHAPTER 4. CLOCK
	circuit for oscillation between pins $X_{\ensuremath{\mathbb N}}$ and $X_{\ensuremath{\text{OUT}}}$ can be stopped.	GENERATING CIRCUIT,
	(The output level at pin Xout is fixed to "H.")	Section 15.3 Stop mode
Pin VREF disconnection	The VREF input can be disconnected when the A-D converter	CHAPTER 12. A-D CONVERTER
	is not used	

Table 16.1.1 Overview of power saving functions

16.1.1 Particular function select register 0

Figure 16.1.1 shows the structure of the particular function select register 0, and Figure 16.1.2 shows the writing procedure for the particular function select register 0.

0				
	STP instruction invalidity select bit	0 : STP instruction is valid. 1 : STP instruction is invalid.	0	RW (Note
1	External clcok input select bit	 0 : Oscillation circuit is active. (Oscillator is connected.) Watchdog timer is used at stop mode termination. 1 : Oscillation circuit is inactive. (External clock is input.) When the system clock select bit (bit 5 at address BC₁₆) = "0," watchdog timer is not used at stop mode termination. When the system clock select bit = "1," watchdog timer is used at stop mode termination. 	0	RW (Note
7 to 2	Fix these bits to "000000."		0	RW

Fig. 16.1.1 Structure of particular function select register 0

(1) External clock input select bit (bit 1)

When this bit = "0," the oscillation driver circuit between pins X_{IN} and X_{OUT} is operationg. Also, at the stop mode termination owing to an interrupt request occurrence, the watchdog timer is used.

Setting this bit to "1" stops the oscillation driver circuit between pins X_{IN} and X_{OUT} and keeps the output level at pin X_{OUT} being "H." (Refer to section "**16.3 Stop of oscillation circuit.**") At the stop mode termination owing to an interrupt request occurrence, the watchdog timer is not used if the system clock select bit (bit 5 at address BC₁₆) = "0," where as the watchdog timer is used if the system clock select bit = "1."

To rewrite this bit, write "0" or "1" just after writing of " 55_{16} " to address 62_{16} . (See Figure 16.1.2.) Note that if an interrupt occurs between writing of " 55_{16} " and next writing of "0" or "1," latter writing may be ignored. When there is a possibility that an interrupt occurs at the above timing, be sure to read this bit's contents after writing of "0" or "1," and verify whether "0" or "1" has correctly been written or not.

In addition, even when the watchdog timer is disabled by the particular function select register 2 (address 64_{16}), the watchdog timer can be active only at the stop mode termination if this bit = "0." (Refer to section "**15.3 Stop mode.**")




Fig. 16.1.2 Writing procedure for particular function select register 0

16.1.2 Particular function select register 1

Figure 16.1.3 shows the structure of the particular function select register 1.

	ar function select register 1 (Ad		0	
Bit	Bit name	Function	At rese	t R/W
0	STP-instruction-execution status bit	0 : Normal operation. 1 : During execution of STP instruction	(Note 1) RW (Note 2
1	WIT-instruction-execution status bit	0 : Normal operation. 1 : During execution of WIT instruction	(Note 1) RW (Note 2
2	Fix this bit to "0."		0	RW
3	System clock stop select bit at WIT (Note 3)	0 : In the wait mode, system clock f_{sys} is active. 1 : In the wait mode, system clock f_{sys} is inactive.	0	RW
4	Fix this bit to "0."		0	RW
5	The value is "0" at reading.		0	_
6	Timer B2 clock source select bit (Valid in event counter mode.) (Note 4)	0 : External signal input to the TB2 $_{IN}$ pin is counted. 1 : fX_{32} is counted.	0	RW
7	The value is "0" at reading.		0	_

Even when "1" is written, the bit status will not change.
 Setting this bit to "1" must be performed just before execution of the WIT instruction. Also, after the wait state is terminated, this bit must be cleared to "0" immediately.

4: When using timer B2 in the pulse period/pulse width measurement mode, be sure to clear this bit to "0."

Fig. 16.1.3 Structure of particular function select register 1

(1) System clock stop select bit at WIT (bit 3)

Setting this bit to "1" makes the following clocks inactive in the wait mode: the operating clocks for the internal peripheral devices and f_{sys} . (Refer to section "16.2 Inactivity of system clock in wait mode.")

POWER SAVING FUNCTIONS

16.2 Inactivity of system clock in wait mode

16.2 Inactivity of system clock in wait mode

In the wait mode, if there is not need to operate the internal peripheral devices, setting the system clock stop select bit at WIT (See Figure 16.1.3.) to "1" makes the following clocks inactive: the operating clocks for the internal peripheral devices and f_{sys} . This saves the power consumption of the microcomputer. Table 16.2.1 lists the states and operations in the wait mode and after this mode is terminated.

		ltem	System clock is active. (bit 3 at address $63_{16} = 0$)	System clock is inactive. (bit 3 at address $63_{16} = 1$)			
	Os	cillation	Active.				
	PL	L frequency multiplier	Operates (Note).				
	фсғ	νυ, фвιυ	Inactive.				
	fsys	, Clock φ1,	Active.	Inactive.			
	f₁ t	O f4096					
States	Wf	32, Wf512	Inactive.				
Sta	ices	Timers A, B	Operates.	Can operate only in the event counter mode.			
	dev	Serial I/O	Operates.	Can operate only when an external clock is selected.			
	heral	A-D converter	Operates.	Stopped.			
	berip	D-A converter	Operates.	Stopped.			
	Internal peripheral devices	Watchdog timer	Stopped.				
	Inter	Pins	Retains the state at the WIT instruction exe	cution.			
tion	Те	rmination due to	Supply of φcpu, φвιυ starts immediately just a	after termination.			
mina	int	errupt request					
er ter	000	currence					
n afte	Те	rmination due to	Operation after hardware reset				
Operation after termination	ha	rdware reset					
Ope							

Table 16.2.1 States and	d operations in	wait mode and	after this mode i	s terminated
-------------------------	-----------------	---------------	-------------------	--------------

Note: This applies when the PLL circuit operation enable bit (bit 1 at address BC16) = "1."

16.3 Stop of oscillation circuit, 16.4 Pin VREF disconnection

16.3 Stop of oscillation circuit


When a stable clock externally generated is input to pin X_{IN} , power consumption can be saved by setting the external clock input select bit to "1" to stop the drive circuit for oscillation between pins X_{IN} and X_{OUT} . (See Figure 16.1.1.) At this time, the output level at pin X_{OUT} is fixed to "H." Also, if the system clock select bit (bit 5 at address BC₁₆) = "0," the watchdog timer is not used when the stop mode is terminated owing to an interrupt request occurrence; therefore, the microcomputer can start instruction execution just after termination of the stop mode. When the system clock select bit = "1," in this case, the watchdog timer is used.

16.4 Pin VREF disconnection

When the A-D converter is not used, power consumption can be saved by setting the V_{REF} connection select bit (See Figure 16.4.1) to "1." It is because the reference voltage input pin (V_{REF}) is disconnected from the ladder resistors of the A-D converter, and there is no current flow between them.

When the V_{REF} connection select bit has been cleared from "1" (V_{REF} disconnected) to "0" (V_{REF} connected), be sure to start the A-D conversion after an interval of 1 µs or more has elapsed.

Bit	Bit name	Function	At reset	R/W
0	A-D sweep pin select bits (Valid in the single sweep mode, repeat sweep mode 0, and repeat sweep mode 1.) (Note 1)	Single sweep mode/Repeat sweep mode 0 b1 b0 0 0 : Pins AN₀ and AN₁ (2 pins) 0 1 : Pins AN₀ to AN₂ (4 pins) 1 0 : Pins AN₀ to AN₅ (6 pins) 1 1 : Pins AN₀ to AN₂ (8 pins)	1	RW
1		Repeat sweep mode 1 (Note 3) b1b0 0 0 : Pin AN ₀ (1 pin) 0 1 : Pins AN ₀ and AN ₁ (2 pins) 1 0 : Pins AN ₀ to AN ₂ (3 pins) 1 1 : Pins AN ₀ to AN ₃ (4 pins)	1	RW
2	A-D operation mode select bit 1 (Used in the repeat sweep mode 0 and repeat sweep mode 1.)(Note 4)	· · ·	0	RW
3	Resolution select bit	0 : 8-bit resolution mode 1 : 10-bit resolution mode	0	RW
4	A-D conversion frequency (ϕ_{AD}) select bit 1	See Table 12.2.1.	0	RW
5	Fix this bit to "0."		0	RW
6	VREF connection select bit (Note 5)	0 : Pin VREF is connected. 1 : Pin VREF is disconnected.	0	RW
7	The value is "0" at reading.		0	-
2 3 4 5	: When using pin AN ₇ , be sure that the D-A ₀ : Be sure to select the frequently-used analor : Fix this bit to "0" in the one-shot mode, rep : When this bit is cleared from "1" to "0," be s		abled). r more has	



POWER SAVING FUNCTIONS

16.4 Pin V_{REF} disconnection

MEMORANDUM

CHAPTER 17 DEBUG FUNCTION

17.1 Overview17.2 Block description17.3 Address matching detection mode17.4 Out-of-address-area detection mode[Precautions for debug function]

17.1 Overview, 17.2 Block description

17.1 Overview

When the CPU fetches an op code (op-code fetch), the debug function generates an address matching detection interrupt request if a selected condition is satisfied as a result of comparison between the address where the op code to be fetched is stored (in other words, the contents of PG and PC) and the specified address.

The debug function provides the following 2 modes:

(1) Address matching detection mode

When the contents of PG and PC match with the specified address, an address matching detection interrupt request occurs. This mode can be used for avoiding or modifying a portion of a program.

(2) Out-of-address-area detection mode

When the contents of PG and PC go out of the specified area, an address matching detection interrupt request occurs. This mode can be used for the program runaway detection by specifying the area where a program exists.

Note that an address matching detection interrupt is a non-maskable software interrupt. For details of this interrupt, refer to "CHAPTER 6. INTERRUPTS."

In addition, the debug function cannot be evaluated by a debugger. Therefore, do not use a debugger when using the debug function.

17.2 Block description

Figure 17.2.1 shows the block diagram of the debug function, and the registers relevant to this function are described in the following.




Fig. 17.2.1 Block diagram of debug function

17.2 Block description

17.2.1 Debug control register 0

Figure 17.2.2 shows the structure of the debug control register 0.

		L	0	0 0	<u> </u>
Bit	Bit name	Function		At reset	R/W
0	Detect condition select bits (Note 1)	0 0 0 : Do not select. 0 0 1 : Address matching detection 0		(Note 2)	RW
1	-	0 1 0 : Address matching detection 1 0 1 1 : Address matching detection 2 1 0 0 : Do not select.		(Note 2)	RW
2	-	1 0 1 : Out-of-address-area detection 1 1 0 : 1 1 1 : Do not select.		(Note 2)	RW
3	Fix these bits to "00."			(Note 2)	RW
4	-			(Note 2)	RW
5	Detect enable bit	0 : Detection disabled. 1 : Detection enabled.		(Note 2)	RW
6	Fix this bit to "0."			(Note 2)	RW
7	The value is "1" at reading.			1	_

2: At power-on reset, each bit becomes "0"; at hardware reset or software reset, each bit retains the value immediately before reset.

Fig. 17.2.2 Structure of debug control register 0

(1) Detect condition select bits (bits 0 to 2)

These bits are used to select an occurrence condition for an address matching detection interrupt request. This condition can be selected from the following:

Address matching detection 0

An address matching detection interrupt request occurs when the contents of PG and PC match with the address being set in the address compare register 0 (addresses 68₁₆ to 6A₁₆); (Refer to section **"17.3 Address matching detection mode.**")

Address matching detection 1

An address matching detection interrupt request occurs when the contents of PG and PC match with the address being set in the address compare register 1 (addresses 6B₁₆ to 6D₁₆); (Refer to section "**17.3 Address matching detection mode.**")

Address matching detection 2

An address matching detection interrupt request occurs when the contents of PG and PC match with the address being set in the address compare register 0 (addresses 68₁₆ to 6A₁₆) or address compare register 1 (addresses 6B₁₆ to 6D₁₆); (Refer to section "**17.3 Address matching detection mode.**")

Out-of-address-area detection

An address matching detection interrupt request occurs when the contents of PG and PC are less than the address being set in the address compare register 0 (addresses 68_{16} to $6A_{16}$) or larger than the address compare register 1 (addresses $6B_{16}$ to $6D_{16}$); (Refer to section "**17.4 Out-of-address-area detection mode.**")

17.2 Block description

(2) Detect enable bit (bit 5)

If any selected condition is satisfied when this bit = "1," an address matching detection interrupt request occurs.

17.2.2 Debug control register 1

Figure 17.2.3 shows the structure of the debug control register 1.

Bit	Bit name	Function	At reset	R/W
0	Fix this bit to "0."		(Note 1)	RW
1	The value is "0" at reading.		(Note 1)	RO
2	Address compare register access enable bit (Note 2)	0 : Disabled. 1 : Enabled.	0	RW
3	Fix this bit to "1" when using the	debug function.	0	RW
4	Nothing is assigned.		Undefined	—
5	While a debugger is not used, th While a debugger is used, the va		0	RO
6	Address-matching-detection 2 decision bit (Valid when the address match- ing detection 2 is selected.)	 0 : Matches with the contents of the address compare register 0. 1 : Matches with the contents of the address compare register 1. 	0	RO
7	The value is "0" at reading.		0	

Notes 1: At power-on reset, each bit become "0"; at hardware reset or software reset, each bit retains the value immediately before reset.
2: Be sure to set this bit to "1" immediately before the access to the address compare registers 0 and 1 (addresses 68₁₆ to 6D₁₆). Then, be sure to clear this bit to "0" immediately after this access.

Fig. 17.2.3 Structure of debug control register 1

(1) Address compare register access enable bit (bit 2)

Setting this bit to "1" enables reading from or writing to the contents of address compare registers 0 and 1 (addresses 68₁₆ to 6D₁₆), while clearing this bit to "0" disables this reading or writing. Be sure to set this bit to "1" <u>immediately before reading from or writing to the address compare registers 0 and 1, and then clear it to "0" immediately after this reading or writing.</u>

(2) Address-matching-detection 2 decision bit (bit 6)

When the address matching detection 2 is selected, this bit is used to decide which of the addresses being set in the address compare registers 0 and 1 matches with the contents of PG and PC. This bit is cleared to "0" when the contents of PG and PC matches with the address being set in address compare register 0 and set to "1" when the contents of PG and PC match with the one being set in the address compare register 1.

This bit is invalid when the address matching detection 0 and 1 are selected.

17-4

17.2 Block description

17.2.3 Address compare registers 0 and 1

Each of the address compare registers 0 and 1 consists of 24 bits, and the address to be detected is set here.

Figure 17.2.4 shows the structures of the address compare registers 0 and 1.

Address	s compare register 1 (Addresses 6D ₁₆ to 6B ₁₆)	I	
Bit	Function	At reset	R/W
23 to 0	The address to be detected (in other words, the start address of instructions) is set here.	Undefined	RW

Fig. 17.2.4 Structures of address compare registers 0 and 1

At op-code fetch, the contents of PG and PC are compared with the addresses being set in the address compare register 0 or 1. Therefore, be sure to set the start address of an instruction into the address compare register 0 or 1. If such an address as in the middle of instructions or in the data table is set into the address compare register 0 or 1, no address matching detection interrupt request occurs because this address does not match with the contents of PG and PC.

Note that, before the instruction at the address being set in the address compare register 0 or 1 is executed, an address matching detection interrupt request occurs and is accepted.

17.3 Address matching detection mode

17.3 Address matching detection mode

When the contents of PG and PC match with the specified address, an address matching detection interrupt request occurs.

17.3.1 Setting procedure for address matching detection mode

Figure 17.3.1 shows an initial setting example for registers relevant to the address matching detection mode.




Fig. 17.3.1 Initial setting example for registers relevant to address matching detection mode

17.3 Address matching detection mode


17.3.2 Operations in address matching detection mode

- ① Setting the detect enable bit to "1" initiate to compare the contents of PG and PC with one of the contents of the following registers. This comparison is performed at each op-code fetch:
 - When the address matching detection 0 is selected, the contents of the address compare register 0 are used for the above comparison.
 - When the address matching detection 1 is selected, the contents of the address compare register 1 are used for the above comparison.
 - When the address matching detection 2 is selected, the contents of the address compare register 0 or 1 are used for the above comparison.
- ⁽²⁾ When the address which matches with the above register's contents is detected, an address matching detection interrupt request occurs, and then, this request will be accepted.
- ③ Perform the necessary processing with an address matching detection interrupt routine.
- ④ The contents of PG, PC, and PS at acceptance of the address matching detection interrupt request are saved onto the stack area. Therefore, be sure to rewrite the above contents of PG and PC to a certain return address, and return to the address by using the RTI instruction.

When an address matching detection interrupt request has been accepted, the interrupt disable flag (I) is set to "1"; the processor interrupt priority level (IPL) does not change.

Figures 17.3.2 and 17.3.3 show the examples of the ROM correct processing using the address matching detection mode.

17.3 Address matching detection mode



17.3 Address matching detection mode




Fig. 17.3.3 Example of ROM correct processing using address matching detection mode (2)

17.4 Out-of-address-area detection mode

17.4 Out-of-address-area detection mode

When the contents of PG and PC go out of the range of the specified area, an address matching detection interrupt request occurs.

17.4.1 Setting procedure for out-of-address-area detection mode

Figure 17.4.1 shows an initial setting example for registers relevant to the out-of-address-area detection mode.




Fig. 17.4.1 Initial setting example for registers relevant to out-of-address-area detection mode

17.4 Out-of-address-area detection mode

17.4.2 Operations in out-of-address-area detection mode

- ① Setting the detect enable bit to "1" initiate to compare the contents of PG and PC with the contents of the address compare registers 0 and 1.
- ② When an address less than the contents of the address compare registers 0 or larger than the one of the address compare register 1 is detected, an address matching detection interrupt request occurs, and then, this request will be accepted.
- ③ Perform the necessary processing with an address matching detection interrupt routine.
- ④ The contents of PG, PC, and PS at acceptance of the address matching detection interrupt request are saved onto the stack area. Therefore, be sure to rewrite the above contents of PG and PC to a certain return address, and return there by using the **RTI** instruction.

When an address matching detection interrupt request has been accepted, the interrupt disable flag (I) is set to "1"; the processor interrupt priority level (IPL) does not change.

By setting the start address of the programming area into the address compare register 0 and the last address of the programming area into the address compare register 1, a program runaway (in other words, fetching op codes from the area out of the programming area) can be detected. If any program runaway is detected and reset of the microcomputer is required, be sure to write "1" into the software reset bit (bit 6 at address 5E₁₆) within an address matching detection interrupt routine.

Figure 17.4.2 shows an example of program runaway detection using the out-of-address-area detection mode.




Fig. 17.4.2 Example of program runaway detection using out-of-address-area detection mode

DEBUG FUNCTION

[Precautions for debug function]

[Precautions for debug function]

- 1. The debug function cannot be evaluated by a debugger. Therefore, do not use a debugger when using the debug function.
- 2. When returning from an address matching detection interrupt routine, be sure to rewrite the saved contents of PG and PC to a certain return address, and then return there by using the **RTI** instruction. However, this is unnecessary processing when the software reset is performed within an address matching detection interrupt routine for program runaway detection, etc.
- 3. Be sure to set the start address of an instruction into the address compare register 0 or 1.

CHAPTER 18 APPLICATIONS

18.1 Application example of A-D converter

A certain application example is described below.

This application described here is just an example. Therefore, <u>before actual using it</u>, <u>be sure to properly</u> <u>modify it according to the user's system and sufficiently evaluate it</u>.

18.1 Application example of A-D converter

18.1.1 Application example of A-D converter, using single sweep mode with pins AN $_{0}$ to AN $_{11}$

Figures 18.1.1 to 18.1.3 show an application example of the A-D converter, using the single sweep mode with pins AN_0 to AN_{11} . For details, refer to the following specifications:

- Tor pins AN_0 to AN_7, the single sweep mode is used.
- $\ensuremath{$ $\ensuremath{\mathbb{P}}$ For pins AN₈ to AN₁₁, the one-shot mode is used.
- 3 10-bit resolution mode
- ④ No A-D conversion interrupt




Fig. 18.1.1 Application example of A-D converter, using single sweep mode with pins ANo to AN11 (1)




Fig. 18.1.2 Application example of A-D converter, using single sweep mode with pins AN₀ to AN₁₁ (2)




Fig. 18.1.3 Application example of A-D converter, using single sweep mode with pins ANo to AN11 (3)

18.1 Application example of A-D converter

MEMORANDUM

CHAPTER 19 FLASH MEMORY VERSION

19.1 Overview

19.2 Flash memory CPU reprogramming mode [Precautions for flash memory CPU reprogramming mode]

19.3 Flash memory serial I/O mode [Precautions for flash memory serial I/O mode]

19.4 Flash memory parallel I/O mode [Precautions for flash memory parallel I/O mode]

19.1 Overview

19.1 Overview

The flash memory version is provided with the same function as that of the mask ROM version except that the former includes the flash memory. Note that, however, part of the SFR area of the flash memory version differs from that of the mask ROM version. (Refer to section "19.1.1 Memory assignment.") Also, the stop mode terminate operation of the flash memory version differs from that of the mask ROM version. (Refer to section "19.1.2 Single-chip mode.")

In the flash memory version, its internal flash memory can be handled in the following three reprogramming modes: flash memory CPU reprogramming mode, flash memory serial I/O mode, and flash memory parallel I/O mode.

Table 19.1.1 lists the performance overview of the flash memory version. (For the items not listed in Table 19.1.1, see Table 1.1.1.)

	Item	Performance
Power source	voltage	5 V ± 0.5 V
Programming/	Erase voltage	5 V ± 0.5 V
Flash memory	reprogramming modes	Flash memory CPU reprogramming mode,
		Flash memory serial I/O mode,
		Flash memory parallel I/O mode
Programming	CPU reprogramming mode,	Programmed in a unit of word
	Flash memory serial I/O mode	
	Flash memory Parallel I/O mode	Programmed in a unit of byte
Erase method		Block erase or Total erase
Maximum number of reprograms (programming		100
and erasure)		

Table 19.1.1 Performance overview of flash memory version

For the flash memory version, in addition to the same single-chip mode as that of the mask ROM version, any of the operating modes listed in Table 19.1.2 can further be selected by the voltage levels applied to pins MD1 and MD0. Table 19.1.3 also lists the overview of flash memory reprogramming modes.

Note: Do not switch the voltages applied to pins MD0 and MD1 while the microcomputer is active.

Table 19.1.2 Operating mode selection according to voltages applied to pins MD0 and MD1 MD1 MD0 Operating modes Vss Vss Single-chip mode Vss Vcc - (Note 1) Vcc Vss Boot mode (Note 2) Vcc Vcc Flash memory parallel I/O mode (Note 3)

Notes 1: Do not select.

2: Refer to section "19.1.3 Boot mode."

3: Refer to section "19.4 Flash memory parallel I/O mode."

19.1 Overview

	Thew of hash memory repr	- <u>j</u>	
Flash memory reprogramming mode	Flash memory CPU reprogramming mode	Flash memory serial I/O mode	Flash memory parallel I/O mode
Functional overview	User ROM area is reprogrammed	User ROM area is reprogram-	Boot ROM area and User ROM
	by the CPU executing software	med by using a dedicated serial	area are reprogrammed by using
	commands.	programmer.	a dedicated parallel programmer.
Reprogrammable	User ROM area	User ROM area	User ROM area,
area			Boot ROM area
Operating mode	Single-chip mode,	Boot mode	Flash memory parallel I/O mode
available	Boot mode		
ROM programmer	(Unnecessary)	Serial programmer (Note)	Parallel programmer (Note)
available			

Table 19.1.3 Overview of flash memory reprogramming modes

Note: For details of the serial and parallel programmers, please visit MITSUBISHI TOOL Homepage (http://www.tool-spt.maec.co.jp/index_e.htm).

19.1 Overview

19.1.1 Memory assignment

Figure 19.1.1 shows the memory assignment of the M37905F8.




Fig. 19.1.1 Memory assignment of M37905F8


19.1 Overview

In addition to the internal flash memory area (in other words, user ROM area) shown in Figure 19.1.1, the flash memory version has the boot ROM area of 8 Kbytes.

Figure 19.1.2 shows the memory assignment of the internal flash memory.

The user ROM area is divided into several blocks. The user ROM area is reprogrammed in the flash memory CPU reprogramming mode, serial I/O mode, and parallel I/O mode.

The boot ROM area is assigned at addresses, overlapping with the user ROM area, however, the boot ROM area exists in the defferent memory; the boot ROM area can be reprogrammed only in the flash memory parallel I/O mode. (Refer to section "19.4 Flash memory parallel I/O mode."). When being reset with pin MD1 tied to Vcc level and pin MD0 to Vss level, the software in the boot ROM area is executed after reset. (Refer to section "19.1.3 Boot mode.") When pin MD1 = Vss level, however, the contents of the boot ROM area cannot be read out.



19.1 Overview

19.1.2 Single-chip mode

When being reset with both of pins MD1 and MD0 tied to Vss level, the microcomputer enters the singlechip mode. In the single-chip mode, the software in the user ROM area is executed after reset. The difference between the flash memory version and the mask ROM version is as follows:

- Stop mode terminate operation
- (1) Stop mode terminate operation

Figure 19.1.3 shows stop mode terminate sequence owing to an interrupt request occurrence in the flash memory version. (Refer from section **"Stop mode**".)

In the flash memory version, when the watchdog timer is not used for termination of the stop mode, an interrupt request is accepted after a maximum of 10 μ s has elapsed since the interrupt request occurred.

19.1 Overview




Fig. 19.1.3 Stop mode terminate sequence owing to interrupt request occurrence

19.1 Overview

19.1.3 Boot mode

When being reset with pin MD1 tied to Vcc level and pin MD0 to Vss level, the flash memory version enters the boot mode. In the boot mode, the software in the boot ROM area is executed after reset.

In the boot mode, either the boot ROM area or the user ROM area can be selected with the user ROM area select bit (bit 5 at address $9E_{16}$). The boot ROM area is located at addresses $E000_{16}$ to FFFF₁₆ in the boot mode.

A reprogramming control firmware used in the flash memory serial I/O mode has been stored in the boot ROM area on shipment. (Refer to section "19.3 Flash memory serial I/O mode.") Therefore, when being reset in the boot mode, the flash memory version enters the flash memory serial I/O mode, allowing the user ROM area to be reprogrammed with a dedicated serial programmer.

Also the boot ROM area can be reprogrammed in the flash memory parallel I/O mode. If an appropriate reprogramming control software using the CPU reprogramming mode has been stored in the boot ROM area, reprogramming suitable for the user's system is enabled.

Note that if the boot ROM area has been reprogrammed in the flash memory parallel I/O mode, the flash memory serial I/O mode cannot be used.

19.2 Flash memory CPU reprogramming mode

In this mode, the user ROM area can be reprogrammed by the central processing unit (CPU) executing software commands. Therefore, this mode allows the user to reprogram the contents of the user ROM area with the microcomputer mounted on the final printed circuit board, without using any ROM programmer. Be sure to store the reprogramming control software into the user ROM area or the boot ROM area in advance. In the flash memory CPU reprogramming mode, however, an opcode cannot be fetched for the internal flash memory. Accordingly, be sure to transfer the reprogramming control software to an area other than the internal flash memory area (e.g. the internal RAM area), and then execute the software in this area. The flash memory CPU reprogramming mode is available in any of the single-chip and boot modes.

The software commands listed in Table 19.2.1 can be used in the flash memory CPU reprogramming mode. For details of each command, refer to section **"19.2.4 Software commands."**

Note that commands and data must be read from and written into even-numbered addresses within the user <u>ROM area, 16 bits at a time.</u> At writing of software command codes, the high-order 8 bits (D_8 to D_{15}) are ignored. (Except for the write data at the 2nd bus cycle of the programming command code.)

Table 19.	2.1 Software	commands
-----------	--------------	----------

	1st bus cycle			2nd bus cycle		
Software commands	Mode	Address	Data (D₀ to Dァ)	Mode	Address	Data
Read Array	Write	X	FF ₁₆	_	—	_
Read Status Register	Write	×	7016	Read	×	SRD
Clear Status Register	Write	×	5016	—	—	—
Programming	Write	×	4016	Write	WA	WD
Block Erase	Write	X	2016	Write	BA	D016
Erase All Blocks	Write	X	2016	Write	X	2016

SRD : Status register data (Do to D7)

WA : Write address (A7 to A0 to be incremented by 2 from "0016" to "FE16")

WD : Write data (16 bits)

BA : The highest address of a block (Note that $A_0 = 0$.)

X : Arbitrary even-numbered address in user ROM area (A₀ = 0)

19.2 Flash memory CPU reprogramming mode

19.2.1 Flash memory control register

Figure 19.2.1 shows the structure of the flash memory control register.

Bit	Bit name	Function	At reset	R/W
0	RY/BY status bit	 0 : BUSY (Automatic programming or erase operation is active.) 1 : READY (Automatic programming or erase operation has been completed.) 		RO
1	CPU reprogramming mode select bit	0 : Flash memory CPU reprogramming mode is invalid. 1 : Flash memory CPU reprogramming mode is valid.	0	RW (Notes 1, 2
2	The value is "0" at reading.		0	—
3	Flash memory reset bit (Note 3) Writing "1" into this bit discontinues the access to the internal flash memory. This causes the built-in flash memory circuit being reset.			RW (Note 4
4	The value is "0" at reading.		0	—
5	User ROM area select bit (Valid in boot mode) (Note 5)	0 : Access to boot ROM area 1 : Access to user ROM area	0	RW (Note 2
7, 6	The value is "0" at reading.		0	—

5: When MD1 = Vss level, this bit is invalid. (It may be either "0" or "1.")

Fig. 19.2.1 Structure of flash memory control register

(1) RY/BY status bit (bit 0)

This bit is used to indicate the operating status of the sequencer. This bit is "0" during the automatic programming or erase operation is active and becomes "1" upon completion of them. This bit also changes during the execution of the programming, block erase, or erase all blocks command, but does not change owing to the execution of another command.

(2) CPU reprogramming mode select bit (bit 1)

Setting this bit to "1" allows the microcomputer to enter the flash memory CPU reprogramming mode to accept commands. In order to set this bit to "1," write "1" followed with "0" successively; while to clear this bit to "0," write "0."

Since the microcomputer enters the flash memory CPU reprogramming mode after setting this bit to "1," opcodes cannot be fetched for the internal flash memory. Accordingly, be sure to execute the instruction to be used for writing to this bit in an area other than the internal flash memory area (e.g. the internal RAM area).

When executing commands of the flash memory CPU reprogramming mode in the boot mode, be sure to set the user ROM area select bit (bit 5) to "1."

(3) Flash memory reset bit (bit 3)

Writing "1" to this bit discontinues the access to the user ROM area and causes the built-in flash memory control circuit to be reset. After this reset, the microcomputer enters the read array mode to set the RY/\overline{BY} status bit (bit 0) to "1".

When this flash memory control circuit is reset with the flash memory reset bit during programming (automatic programming) or erase (automatic erase) operation, that programming or erase operation is discontinued to invalidate the data in the working block.

After writing of "1" to this bit, be sure to confirm the RY/\overline{BY} status bit (bit 0) becomes "1"; and then, write "0" to this bit.

(4) User ROM area select bit (bit 5)

This bit is used to select either the boot ROM area or the user ROM area in the boot mode. In order to access the boot ROM area (read out), clear this bit to "0." On the other hand, in order to access the user ROM area (reading out, programming, or erase), set it to "1." Instructions for writing into this bit must be executed in an area other than the internal flash memory (e.g. the internal RAM area). Note that when MD1 = Vss level, the user ROM area is accessed (being read out) regardless of the contents of this bit.

19.2.2 Status register

The programming and erase operations for the internal flash memory are controlled by the sequencer in the internal flash memory. The status register indicates the completion states (normal or abnormal) of the programming and erase operations. For details of abnormal endings (errors), refer to section "19.2.5 Full status check."

Table 19.2.2 lists the bit definition of the status register.

The contents of the status register can be read out by the read status register command. (Refer to section "19.2.4 Software commands.")

Table 19.2.2 E	Bit definition	of status	register
----------------	----------------	-----------	----------

Symbol	Status	Definition		
(Data bus)	Status	"0"	"1"	
SR.0 (D ₀)	—	—	—	
SR.1 (D ₁)	—	—	—	
SR.2 (D ₂)	—	—	—	
SR.3 (D ₃)	—	—	—	
SR.4 (D4)	Programming Status	Terminated normally.	Error <programming error=""></programming>	
SR.5 (D ₅)	Erase Status	Terminated normally.	Error <erase error=""></erase>	
SR.6 (D ₆)	—	—	—	
SR.7 (D7)			_	

Data bus: Indicates the data bus to be read out when the read status register command has been executed.

(1) Programming status bit (SR.4)

This bit is set to "1" if a programming error has occurred during the automatic programming (the programming) operation and cleared to "0" by executing the clear status register command. This bit is also cleared to "0" at reset.

(2) Erase status bit (SR.5)

This bit is set to "1" if an erase error has occurred during the automatic erase (the block erase or erase all unlocked blocks) operation and cleared to "0" by executing the clear status register command. This bit is also cleared to "0" at reset.

19.2.3 Setting and Terminate procedure for flash memory CPU reprogramming mode

Figure 19.2.2 shows the setting and terminate procedures for the flash memory CPU reprogramming mode. In the flash memory CPU reprogramming mode, opcodes cannot be fetched for the internal flash memory. Therefore, be sure to transfer the reprogramming control software to an area other than the internal flash memory and then execute the software in that area.

Moreover, in order to prevent any interrupt occurrence during the flash memory CPU reprogramming mode, before selecting this mode, be sure to set the interrupt disable flag (I) to "1" or set the interrupt priority level to "000₂" (interrupts disabled).

Also, we recommend to connect pins $\overline{P4OUT_{CUT}}$ and $\overline{P6OUT_{CUT}}$ with Vcc via resistors, respectively.

Even in the flash memory CPU reprogramming mode, periodically writing to the watchdog timer is required in order to prevent the watchdog timer interrupt occurrence.

At the same time, it is necessary to write to the watchdog timer just before executing the programming, block erase, or erase all blocks command in order to prevent the watchdog timer interrupt occurrence during the automatic programming and erase operation.

An interrupt, hardware reset, or software reset, generated in the flash memory CPU reprogramming mode, makes program runaway. If a program runaway has occurred, be sure to push the microcomputer into the power-on reset state.

When an interrupt or reset is generated during the programming or erase operation, the contents of the corresponding block becomes invalidated.




Fig. 19.2.2 Setting and Terminate procedures for flash memory CPU reprogramming mode

19.2.4 Software commands

Software commands are described below.

Software commands and data must be read from and written into even-numbered addresses in the user ROM area, 16 bits at a time. At writing of a command code, the high-order 8 bits (D₈ to D₁₅) are ignored.

(1) Read array command

Writing command code "FF₁₆" at the 1st bus cycle pushes the microcomputer into the read array mode. When an address to be read is input at the next and the following bus cycles, the contents at the specified address are output to the data bus (D_0 to D_{15}), 16 bits at a time.

The read array mode is maintained until another software command is written.

(2) Read status register command

Writing command code " 70_{16} " at the 1st bus cycle outputs the contents of the status register to the data bus (D₀ to D₇) by a read at the 2nd bus cycle. (See Table 19.2.2.)

(3) Clear status register command

Writing command code " 50_{16} " at the 1st bus cycle clears two bits (SR.4 and SR.5) of the status register to "0." (See Table 19.2.2.)

(4) Programming

This command executes programming, one word at a time. Write command code " 40_{16} " at the 1st bus cycle and then write data at the 2nd bus cycle, 16 bits at a time. After writing of one word has been completed, the automatic programming (programming and verification of data) operation is initiated. During the automatic programming operation, be sure not to access the flash memory or not to execute the next command. The completion of the automatic programming can be recognized by the RY/BY status bit (bit 0 at address 9E₁₆).

After the automatic programming operation has been completed, the result of it can be recognized by reading out the status register. (Refer to section "**19.2.5 Full status check.**") Figure 19.2.3 shows the programming operation flowchart.

Note that, for the areas having already been programmed, be sure to program after an erase (block erase) operation. If the programming command is executed for the areas having already been programmed, no programming error will occur, but the contents of the areas become undefined.




Fig. 19.2.3 Programming operation flowchart

19.2 Flash memory CPU reprogramming mode

(5) Block erase command

Writing of command code "20₁₆" at the 1st bus cycle and "D0₁₆" to the highest address (here, $A_0 = 0$) of the block to be erased at the 2nd bus cycle initiate the automatic erase (erase and erase-verify) operation for the specified block. During the automatic erase operation, be sure not to access the flash memory or not to execute the next command. The completion of the automatic erase operation can be recognized by the RY/BY status bit (bit 0 at address 9E₁₆).

After the automatic erase operation is completed, the result of it can be recognized by reading out the status register. (Refer to section "**19.2.5 Full status check.**")

Figure 19.2.4 shows the block erase operation flowchart.

(6) Erase-all-blocks command

Writing of command code " 20_{16} " at the 1st bus cycle and " 20_{16} " at the 2nd bus cycle initiate the automatic erase (erase and erase-verify) operation for all the blocks. During the automatic erase operation, be sure not to access the flash memory or not to execute the next command. The completion of the automatic erase operation can be recognized by the RY/BY status bit (bit 0 at address 9E₁₆).

After the automatic erase operation is completed, the result of it can be recognized by reading out the status register. (Refer to section "**19.2.5 Full status check.**")

Figure 19.2.5 shows the erase-all-blocks operation flowchart.




Fig. 19.2.4 Block erase operation flowchart




Fig. 19.2.5 Erase-all-blocks operation flowchart

19.2 Flash memory CPU reprogramming mode

19.2.5. Full status check


If an error has occurred, bits SR.4 and SR.5 of the status register are set to "1" upon completion of the programming or erase operation. Therefore, the result of the programming or erase operation can be recognized by checking these status (in other words, full status check).

Table 19.2.3 lists the errors and the states of bits SR.4 and SR.5, and Figure 19.2.6 shows the full status check flowchart and the action to be taken if any error has occurred.

Status	register	Error	Error occurrence conditions	
SR.5	SR.4	LIIU		
1	1	Command sequen-	 Commands are not correctly written. 	
		ce error	• Data other than "D016" and "FF16" is written at the 2nd bus cycle of the	
			block erase command (Note).	
			• Data other than "2016" and "FF16" is written at the 2nd bus cycle of the	
			erase-all-blocks command (Note).	
1	0	Erase error	• Although the block erase or erase-all-blocks command is executed,	
			these blocks are not correctly erased.	
0	1	Programming error	• Although the programming command is executed, programming is not	
			correctly performed.	

Table 19.2.3 Errors and States of bits SR.3 to SR.5

Notes: When "FF₁₆" is written at the 2nd bus cycle of any of these commands, the microcomputer enters the read array mode. Simultaneously with this, the command code written at the 1st bus cycle is cancelled.



19.2.6 Electrical characteristics

(1) M37905F8CFP

DC Electrical Characteristics (Vcc = 5 V ± 0.5 V, Ta = 0 to 60 °C, f(fsys) = 20 MHz)

Cumphic	Deremeter		1.1		
Symbol	ymbol Parameter		Тур.	Max.	Unit
Icc1	Vcc power source current (at read)		10	30	mA
Icc2	Vcc power source current (at write)			30	mA
Іссз	Vcc power source current (at programming)			40	mA
Icc4	Vcc power source current (at erasing)			40	mA

AC Electrical Characteristics ($V_{CC} = 5 V \pm 0.5 V$, Ta = 0 to 60 °C, f(f_{sys}) = 20 MHz)

Deremeter		Linit			
Parameter	Min.	Тур.	Max.	Unit	
256 bytes programming time		4	40	ms	
Block erase time		0.6	8	S	
Erase all blocks time		0.6 X n	8 X n	S	

n = Number of blocks to be erased

For the limits of parameters other than the above, refer to section "Appendix 9. M37905M4C-XXXFP electrical characteristics."

[Precautions for flash memory CPU reprogramming mode]

[Precautions for flash memory CPU reprogramming mode]

- In the flash memory CPU reprogramming mode, an opcode cannot be fetched for the internal flash memory. Accordingly, be sure to transfer the reprogramming control software to an area other than the internal flash memory area, and then execute the software in this area. (See Figure 19.2.2.) Also, take consideration for instruction description (such as specified addresses, addressing modes) in the reprogramming control software since this software is to be executed in an area other than the internal flash memory area.
- 2. In order to prevent any interrupt occurrence during the flash memory CPU reprogramming mode, before selecting this mode, be sure to set the interrupt disable flag (I) to "1" or set the interrupt priority level to "000₂" (interrupts disabled). Also, we recommend to connect pins P4OUT_{CUT} and P6OUT_{CUT} with V_{CC} via resistors, respectively. Even in the flash memory CPU reprogramming mode, periodically writing to the watchdog timer is required. Also, an interrupt, hardware reset, or software reset, generated in the CPU reprogramming mode, makes program runaway. If a program runaway has occurred, be sure to push the microcomputer into the power-on reset state.
- 3. Commands and data must be read from and written into even-numbered addresses in the user ROM area, 16 bits at a time.
- 4. Be sure not to execute the STP instruction in the CPU reprogramming mode.
- 5. In order to reset the internal flash memory control circuit by using the flash memory reset bit (bit 3 at address 9E₁₆), be sure to confirm the RY/BY status bit (bit 0 at address 9E₁₆) becomes "1" after writing of "1" to this bit; and then, write "0" to the flash memory reset bit.
- 6. Addresses FF90₁₆ to FF9F₁₆ (the user ROM area) are reserved for serial and parallel programmers. Be sure not to use this area.

19.3 Flash memory serial I/O mode

19.3 Flash memory serial I/O mode

In the flash memory serial I/O mode, by using a dedicated serial programmer, the contents of the user ROM area can be reprogrammed with the microcomputer mounted on the final printed circuit board. About the serial programmer concerned, consult its manufacturer, and for more information on using it, refer to the user's manual of the serial programmer.

Note that if the boot ROM area has been reprogrammed in the flash memory parallel I/O mode, the flash memory serial I/O mode cannot be used. (Refer to section "**19.4 Flash memory parallel I/O mode.**") Addresses FF90₁₆ to FF9F₁₆ (the user ROM area) are reserved for serial or parallel programmers. Therefore, be sure not to use to this area.

19.3.1. Pin description

Table 19.3.1 lists the pin description in the flash memory serial I/O mode, and each of Figures 19.3.1 and 19.3.2 shows the pin configuration in this mode.

19.3 Flash memory serial I/O mode

Pin	Name	Input/Output	Functions
Vcc	Power supply input		Supply Vcc level voltage to pin Vcc.
Vss	-		Supply Vss level voltage to pin Vss.
MD0	MD0	Input	Connect this pin to Vss.
MD1	MD1	Input	Connect this pin to Vss via a resistor (about 10 k Ω to 100 k Ω).
RESET	Reset input	Input	The reset input pin (Note 1).
XIN	Clock input	Input	Connect a ceramic resonator or quartz-crystal oscillator between
Хоит	Clock output	Output	XIN and XOUT pins. When using an external clock, the clook source
			must be input to X _{IN} pin and X _{OUT} pin must be left open.
VCONT	Filter circuit connection	—	The VCONT pin. (Not used in this mode.)
AVcc	Analog supply input		Connect this pin to Vcc.
AVss			Connect this pin to Vss.
Vref	Reference voltage input	Input	The VREF pin. (Not used in this mode.)
P1o to P17	Input port P1	Input	Input port pins. (Not used in this mode.)
P20 to P23,	Input port P2	Input	
P27			
P24	SCLK input	Input	The input pin for a serial clock.
P2₅	SDA I/O	I/O	The I/O pin for serial data. This pin must be connected with V_{CC} via
			a resistor (about 1 k Ω).
P26	BUSY output	Output	The BUSY signal output pin.
P40 to P47	Input port P4	Input	Input port pins. (Not used in this mode.)
P5₁ to P5₃,	Input port P5	Input	
P5₅ to P57			
P60 to P67	Input port P6	Input	
P70 to P77	Input port P7	Input	
P80 to P83	Input port P8	Input	
P4OUTcut	P4OUTcut input	Input	The $\overline{P4OUT_{CUT}}$ pin. (Not used in this mode.)
			Recommended to be connected with V_{CC} via a resistor.
P6OUTcut	P6OUTcut input	Input	The $\overline{P6OUT_{CUT}}$ pin. (Not used in this mode.)
		mput	Recommended to be connected with Vcc via a resistor.

Table 19.3.1 Pin description in flash memory serial I/O mode

Notes 1: When there is a possibility that the user reset signal becomes "L" level in the flash memory serial I/O mode, be sure to cut off the current flow between the user reset signal and pin RESET by using a jumper switch, etc. (Refer to section "19.3.2 Examples of handling control pins in flash memory serial I/O mode.")

2: For pins not used in the flash memory serial I/O mode, properly connect to somewhere in the user system. For pins not used in the user system, handle them with reference to section "5.3 Examples of handling unused pins." For pins used in the flash memory serial I/O mode, handle them with reference to section "19.3.2 Examples of handling control pins in flash memory serial I/O mode."

19.3 Flash memory serial I/O mode




Fig. 19.3.1 Pin connection in flash memory serial I/O mode (Outline: 64P4B)

19.3 Flash memory serial I/O mode




Fig. 19.3.2 Pin connection in flash memory serial I/O mode (Outline: 64P6N-A)

19.3 Flash memory serial I/O mode

19.3.2. Example of handling control pins in flash memory serial I/O mode

Each of pins P2₄ to P2₆, MD0, and MD1 serves as an input/output pin for a control signal in the flash memory serial I/O mode. Examples of handling these pins and pin RESET on the board are described below.

(1) With control signals not affecting user system circuit

When control signals in the flash memory serial I/O mode are not used in the user system circuit, or when these signals do not affect that circuit, the connections shown in Figure 19.3.3 are available. When pins P4OUT_{CUT} and P6OUT_{CUT}, however, are used in the user system circuit, see Figures 19.3.4 and 19.3.5.




Fig. 19.3.3 Example of handing control pins when control signals do not affect user system circuit

19.3 Flash memory serial I/O mode

- (2) With control signals affecting user system circuit
 - In the flash memory serial I/O mode, be sure to cut the current flow toward the user system circuit if control signals for this mode are also used in the user system circuit. Figure 19.3.4 shows an example of handling pins with jumper switches used, and Figure 19.3.5 shows an example of handling pins with analog switches used.





Fig. 19.3.4 Example of handling pins with jumper switches used



[Precautions for flash memory serial I/O mode]

[Precautions for flash memory serial I/O mode]

- 1. If the boot ROM area has been reprogrammed in the flash memory parallel I/O mode, the flash memory serial I/O mode cannot be used.
- 2. In the flash memory serial I/O mode, we recommend to connect pins P4OUT_{CUT} and P6OUT_{CUT} with V_{CC} via resistors, respectively. (Refer to section "19.3.2 Examples of handling control pins in flash memory serial I/O mode.")
- 3. When there is a possibility that the user reset signal becomes "L" level in the flash memory serial I/O mode, be sure to cut the current flow between the user reset pin and pin RESET by using a jumper switch, etc. (Refer to section "19.3.2 Examples of handling control pins in flash memory serial I/O mode.")
- 4. Addresses FF90₁₆ to FF9F₁₆ (the user ROM area) are reserved for serial and parallel programmers. Therefore, be sure not to use this area.

19.4 Flash memory parallel I/O mode

19.4 Flash memory parallel I/O mode

In the flash memory parallel I/O mode, the contents of the user ROM area and boot ROM area can be reprogrammed by using a dedicated parallel programmer. (See Figure 19.1.2.) About the parallel programmer concerned, consult its manufacturer, and for more information on using it, refer to the user's manual of the parallel programmer.

In the flash memory parallel I/O mode, the boot ROM area is assigned to addresses 0₁₆ to 1FFFF₁₆ (word addresses).

Note that if the boot ROM area has been reprogrammed in the flash memory parallel I/O mode, the flash memory serial I/O mode cannot be used. (Refer to section "19.3 Flash memory serial I/O mode.")

Also, addresses FF90₁₆ to FF9F₁₆ (the user ROM area) are reserved for serial and parallel programmers. Therefore, besure not to use this area.

[Precautions for flash memory parallel I/O mode]

[Precautions for flash memory parallel I/O mode]

- 1. If the boot ROM area has been reprogrammed in the flash memory parallel I/O mode, the flash memory serial I/O mode cannot be used. (Refer to section **"19.3 Flash memory serial I/O mode."**)
- 2. Addresses FF90₁₆ to FF9F₁₆ (the user ROM area) are reserved for serial and parallel programmers. Be sure not to use this area.

[Precautions for flash memory parallel I/O mode]

MEMORANDUM

APPENDIX

Appendix 1. Memory assignment in SFR area
Appendix 2. Control registers
Appendix 3. Package outline
Appendix 4. Examples of handling unused pins
Appendix 5. Hexadecimal instruction code table
Appendix 6. Machine instructions
Appendix 7. Countermeasure against noise
Appendix 8. 7905 Group Q & A
Appendix 9. M37905M4C-XXXFP
electrical characteristics
Appendix 10.M37905M4C-XXXFP standard characteristics
Appendix 11. Memory assignment of 7905 Group

Appendix 1. Memory assigment in SFR area

Appendix 1. Memory assigment in SFR area

■ SFR area (Addresses 0₁₆ to FF₁₆)

●SFR area (Addresses 016 to FF16)

Access characteristics

- RW : It is possible to read the bit state at reading. The written value becomes valid.
- RO : It is possible to read the bit state at reading. The written value becomes invalid.
- WO : The written value becomes valid. It is impossible to read the bit state.
 - : Nothing is assigned. It is impossible to read the bit state. The written value becomes invalid.

State immediately after reset

- 0 : "0" immediately after reset.
- 0 : Always "0" at reading. 1 : "1" immediately after reset.

?

- ? : Undefined immediately after
 - reset.

- : Always "1" at reading.
- 1
 - : Always undefined at reading.

: "0" immediately after reset. Fix this bit to "0." 0

Address	Register name	Access ch	aracteristics	State immediately after reset
016		-	ote 1)	?
116			ote 1)	?
216		•	ote 2)	?
316	Port P1 register		RW	?
416	i on i regiotor		ote 2)	2
516	Port P1 direction register	· · · · ·	RW	0016
616	Port P2 register	F	RW	?
716	g	(No	ote 2)	?
816	Port P2 direction register		₹₩	0016
916		(No	ote 2)	?
A16	Port P4 register	F	RM	?
B16	Port P5 register	RW	RW	? ? ? ? ? ? ? ?
C16	Port P4 direction register	F	RW	0016
D16	Port P5 direction register	RW	RW	0 0 0 ? 0 0 ?
E16	Port P6 register	F	RW	?
F16	Port P7 register	F	RW	?
1016	Port P6 direction register	F	RW	0016
1116	Port P7 direction register	F	RW	0016
1216	Port P8 register		RW	? ? ? ? 0 0 0 0
1316				?
1416	Port P8 direction register		RW	? ? ? ? 0 0 0 0
1516				?
16 16		(No	ote 2)	?
1716			ote 2)	?
1816			ote 2)	?
1916		(No	ote 2)	?
1A16				?
1B16				?
1C16				?
1D16				?
1E16	A-D control register 0	F F	RM	0 0 0 0 0 ? ? ?
1F16	A-D control register 1		RW	0 0 0 0 0 1 1

Notes 1: Do not read from and write to this register. 2: Do not write to this register.

Appendix 1. Memory assigment in SFR area

Access characteristics

RW : It is possible to read the bit state at reading. The written value becomes valid.

0

1

0

- RO : It is possible to read the bit state at reading. The written value becomes invalid.
- WO : The written value becomes valid. It is impossible to read the bit state.
- : Nothing is assigned. It is impossible to read the bit state. The written value becomes invalid.

State immediately after reset

- 0 : "0" immediately after reset.
- : Always "0" at reading.

b7

- 1 : "1" immediately after reset.
 ? : Undefined immediately after
- reset.
- : Always "1" at reading.
- ? : Alw
- - : Always undefined at reading.
 - : "0" immediately after reset. Fix this bit to "0."

Access characteristics

(Note 3)

b0

Addres	s Register name
2016 2116	A-D register 0
2216 2316	A-D register 1
2416 2516	A-D register 2
2616 2716	A-D register 3
2816 2916	A-D register 4
2A16 2B16	A-D register 5
2C16 2D16	A-D register 6
2E16 2F16	A-D register 7
3016 3116	UART0 transmit/receive mode register UART0 baud rate register (BRG0)
3216 3316	UART0 transmit buffer register
3416 3516 3616 3716	UART0 transmit/receive control register 0 UART0 transmit/receive control register 1 UART0 receive buffer register
3816 3916	UART1 transmit/receive mode register UART1 baud rate register (BRG1)
3A16 3B16	UART1 transmit buffer register
3C16 3D16 3E16	UART1 transmit/receive control register 0 UART1 transmit/receive control register 1

UART1 receive buffer register

U	(Note 3)
	(Note 3)
((Note 3)
	(Note 3)
$\left(\right)$	(Note 3)
5	(Note 3)
	(Note 3)
>	(Note 3)
1	(Note 3)
>	(Note 3)
	(Note 3)
`	(Note 3)
	RW
	WO
Í	WO
	WO
	RW RO RW
	RO RW RO RW
Í	RO
	RO
	RW
	WO
	WO
	RW RO RW RO RWRORW
	- []
	RO
\backslash	RO

State	immediately	after	reset
-------	-------------	-------	-------

b7				-			b0			
			?							
0	0	0	0	0	0	?	,			
?										
0	0	0	0	0	0	?	•			
			?							
0	0	0	0	0	0	?	,			
			?							
0	0	0	0	0	0	?	,			
			?							
0	0	0	0	0	0	?	,			
			?							
0	0	0	0	0	0	?	,			
			?							
0	0	0	0	0	0	?	<u>'</u>			
			?							
0	0	0	0	0	0	?				
			00)16						
			???????????????????????????????????????							
			?							
		-			-					
0	0	0	0	1	0	0	0			
0	0	0	0	0	0	1	0			
•	•	-	?	,	-					
0	0	0	0	0	0	0	?			
			00)16						
			? ? ?	, 						
			?							
0		0			0					
0	0	0	0 0	1	0	0	0			
U	0	0		0	U	1	U			
0	0	0	?	0	0	0				
0	0	0	0	0	0	0	?			

Note 3: The access characteristics at addresses 2016 to 2F16 vary according to the contents of the comparator function select register 0 (address DC16). (Refer to "CHAPTER 12. A-D CONVERTER.")

3F16

Appendix 1. Memory assigment in SFR area

Access characteristics

- RW : It is possible to read the bit state at reading. The written value becomes valid.
- RO : It is possible to read the bit state at reading. The written value becomes invalid.
- WO : The written value becomes valid. It is impossible to read the bit state.
- : Nothing is assigned. It is impossible to read the bit state. The written value becomes invalid.

State immediately after reset

- 0 : "0" immediately after reset.1 : "1" immediately after reset.
- : Always "0" at reading.
- reset. 0 : Always ' reset. ly after 1 : Always ' ? : Always '

0

- ? : Undefined immediately after reset.
- : Always "1" at reading.
- : Always undefined at reading.
- : "0" immediately after reset. Fix this bit to "0."

Address	Register name	Access characteristics				ate i	mme	ediat	tely a	after	res	et
		b7		b0	b7							b0
4016	Count start register 0		RW						016			
41 16	Count start register 1		RW			?		0	0	0	0	0
4216	One-shot start register 0	RW	WO		0	?)	0	0	0	0	0
4316	One-shot start register 1	RW	WO		0	?		0	0	0	0	0
4416	Up-down register 0	WO	RW		0	0	0	0	0	0	0	0
4516	Timer A clock division select register			RWRW	0	0	0	0	0	0	0	0
46 16	Timor AO register		(Note 4)					?				
4716	Timer A0 register		(Note 4)					?	•			
4816	Timer 44 register		(Note 4)					?	•			
4916	Timer A1 register		(Note 4)					?	•			
4A16	Timer 42 register		(Note 4)					?				
4B16	Timer A2 register		(Note 4)					?				
4C16	Timen AQ register		(Note 4)					?	•			
4D16	Timer A3 register		(Note 4)					?	1			
4E16	_		(Note 4)					?	,			
4F16	Timer A4 register		(Note 4)					?	•			
5016	T		(Note 5)					?	,			
51 16	Timer B0 register		(Note 5)					?	1			
5216			(Note 5)					?	1			
5316	Timer B1 register		(Note 5)					?				
5416	T : D 2 : (/	(Note 5)					?	•			
5516	Timer B2 register		(Note 5)					?				
5616	Timer A0 mode register		RW					00) 16			
5716	Timer A1 mode register		RW					00) 16			
58 16	Timer A2 mode register		RW					00)16			
59 16	Timer A3 mode register		RW					00)16			
5A16	Timer A4 mode register		RW					00) 16			
5B16	Timer B0 mode register	RW (Note 6)	RW		0	0	?	0	0	0	0	0
5C16	Timer B1 mode register	RW (Note 6)	RW		0	0	?	0	0	0	0	0
5D16	Timer B2 mode register	RW (Note 6)	RW		0	0	?	0	0	0	0	0
5E16	Processor mode register 0	RWWO	RW		Ø	0	0	0	1	0	0	0
5F16	Processor mode register 1		RW		0	0	a	d)	0	0	0	1
	0	L										

Notes 4: The access characteristics at addresses 4616 to 4F16 vary according to the timer A's operating mode. (Refer to "CHAPTER 7. TIMER A.")

5: The access characteristics at addresses 5016 to 5516 vary according to the timer B's operating mode. (Refer to "CHAPTER 8. TIMER B.")

6: The access characteristics for bit 5 at addresses 5B16 to 5D16 vary according to the timer B's operating mode. (Refer to "CHAPTER 8. TIMER B.")

Appendix 1. Memory assigment in SFR area

Access characteristics

- RW : It is possible to read the bit state at reading. The written value becomes valid.
- RO : It is possible to read the bit state at reading. The written value becomes invalid.

0

- WO : The written value becomes valid. It is impossible to read the bit state.
- : Nothing is assigned. It is impossible to read the bit state. The written value becomes invalid.

State immediately after reset

- 0 : "0" immediately after reset. 1 : "1" immediately after reset.
- : Always "0" at reading.
- 1 : Always "1" at reading.
- ? : Undefined immediately after reset.
- ? : Always undefined at reading.
- 0 : "0" immediately after reset. Fix this bit to "0."

Address	s Register name		cess ch	aracteristics		State immediately after reset						
6046	Watchdog timer register	b7	(No	b0	i T	57	2) /NL	ote 8	<u>, </u>		b0
6016	Watchdog timer register Watchdog timer frequency select register	RWRW	<u> </u>	RW	÷	0 0	1		?	<u>''</u>		0
6116	Particular function select register 0	RVVRVV	RW	RW (Note 9)	k	00	10	6	; 607		0	0
6216 6316	Particular function select register 1	RW		RW RW (Note 10)	ŀ	0 0	N.	10	121	2	-	-
6416	Particular function select register 2				-	0 0 0 0 0 0 (Note 11)						
6516			(Not	te 12)	ł			<u>י</u> ?				
6616			(10)	RW	ł	1 0	(Note 11)	10	$\langle a \rangle$	(N	ote	11)
6716	Debug control register 0	PO	RO	RWRWRORW	ŀ	0 0	0	?	0	0	0	0
6816	Debug control register 1			Note 13)	-	0 0	0	?	v	0	0	191
6916	Address comparison register 0			Note 13)	ŀ			؛ ?				
6A16				Note 13)	ŀ			· ?				
6B16	>			Note 13)	ŀ			؛ ?				
6C16	Address comparison register 1			/	ŀ							
6D16		RW (Note 13) RW (Note 13)			ŀ							
6E16	INT ₃ interrupt control register			RW	h	?	0	0	0	0	0	0
6F16	INT4 interrupt control register			RW		?	0	0	0	0	0	0
7016	A-D conversion interrupt control register			RW			?	-	?	0	0	0
7116	UART0 transmit interrupt control register			RW			?		0	0	0	0
7216	UART0 receive interrupt control register			RW	f		?		0	0	0	0
7316	UART1 transmit interrupt control register			RW			?		0	0	0	0
7416	UART1 receive interrupt control register			RW			?		0	0	0	0
7516	Timer A0 interrupt control register			RW	Ī		?		0	0	0	0
76 16	Timer A1 interrupt control register			RW	ſ	·	?		0	0	0	0
7716	Timer A2 interrupt control register			RW			?		0	0	0	0
7816	Timer A3 interrupt control register			RW	ſ		?		0	0	0	0
7916	Timer A4 interrupt control register			RW			?		0	0	0	0
7A16	Timer B0 interrupt control register			RW			?		0	0	0	0
7B16	Timer B1 interrupt control register			RW		·	?		0	0	0	0
7C16	Timer B2 interrupt control register			RW			?		0	0	0	0
7D16	INT ₀ interrupt control register			RW		?	0	0	0	0	0	0
7E16	INT1 interrupt control register			RW		?	0	0	0	0	0	0
7F16	INT2 interrupt control register			RW		?	0	0	0	0	0	0

Notes 7 : By writing dummy data to address 6016, a value of "FFF16" is set to the watchdog timer.

- The dummy data is not retained anywhere.
- 8 : A value of "FFF16" is set to the watchdog timer. (Refer to "CHAPTER 14. WATCHDOG TIMER.")
- 9: After writing "5516" to address 6216, each bit must be set.
- 10: It is possible to read the bit state at reading. By writing "0" to this bit, this bit becomes "0." But when writing "1" to this bit, this bit will not change.
- 11 : This bit becomes "0" at power-on reset. This bit retains the state immediately before reset in the case of hardware reset and software reset.
- 12: Do not write to this register.
- 13: When these registers are accessed, set the address comparison register access enable bit (bit 2 at address 6716) to "1." (Refer to "CHAPTER 17. DEBUG FUNCTION.")

A

Appendix 1. Memory assigment in SFR area

Access characteristics

- RW : It is possible to read the bit state at reading. The written value becomes valid.
- RO : It is possible to read the bit state at reading. The written value becomes invalid.

0

1

?

- WO : The written value becomes valid. It is impossible to read the bit state.
- : Nothing is assigned. It is impossible to read the bit state. The written value becomes invalid.

State immediately after reset

- 0 : "0" immediately after reset.
- : Always "0" at reading.
- 1 : "1" immediately after reset.
 ? : Undefined immediately after
- ? . Undenned immediat rosot
 - reset.
- : Always "1" at reading.
- : Always undefined at reading.
- : "0" immediately after reset. Fix this bit to "0."

Addres	s Register name	Access character	istics	State immedi	ately after reset
		b7	b0	b7	b0
8016		(Note 14)			?
81 16		(Note 14)			?
8216		(Note 14)			?
8316		(Note 14)			?
8416		(Note 14)			?
8516		(Note 14)			?
86 16		(Note 14)			?
87 16		(Note 14)			?
8816					?
8916					?
8A16		(Note 14)			?
8B16					?
8C16		(Note 14)			?
8D16					?
8E16		(Note 14)			?
8F16					?
9016		(Note 14)			?
91 16					?
9216		(Note 14)			?
9316					?
9416					?
9516	External interrupt input read-out register	RO			?
96 16	D-A control register		RW RW	?	0 0
97 16					?
98 16	D-A register 0	RW		(0016
9916	D-A register 1	RW		(0016
9A16					?
9B16					?
9 C 16		(Note 14)			?
9D16		(Note 14)			?
9E16	Flash memory control register (Note 15)	RW RW	RW RO	0 0 0 0	0 0 0 1
9 F 16					?

Notes 14 : Do not write to this register.

15 : This register is assigned only to the flash memory version. (Refer to "CHAPTER 19. FLASH MEMORY VERSION.") Nothing is assigned here in the mask ROM version.

Appendix 1. Memory assigment in SFR area

Access characteristics

- RW : It is possible to read the bit state at reading. The written value becomes valid.
- RO : It is possible to read the bit state at reading. The written value becomes invalid.

0

1

?

- WO : The written value becomes valid. It is impossible to read the bit state.
- : Nothing is assigned. It is impossible to read the bit state. The written value becomes invalid.

State immediately after reset

- 0 : "0" immediately after reset. 1 : "1" immediately after reset.
- : Always "0" at reading.
- ? : Undefined immediately after
- reset.
- : Always "1" at reading.
- : Always undefined at reading.
- : "0" immediately after reset. Fix this bit to "0."

Address	Register name	Access characteristics	State immediately after reset
A016	Pulse output control register	RW	0016
A116			?
A216	Pulse output data register 0	RW	0016
A316			?
A416	Pulse output data register 1	RW	0016
A516			?
A616	Waveform output mode register	RW	0016
A716	Dead-time timer	WO	?
A816	Three-phase output data register 0	RW	0016
A916	Three-phase output data register 1	RW	0016
AA16	Position-data-retain function control register	RW RO RO RO	? 0 0 0 0
AB16			?
AC16	Serial I/O pin control register	RW RW RW RW RW RW	0 0 0 0 0 0 0 0
AD16			?
AE16	Port P2 pin function control register	RW RW RW	
AF16			?
B016	UART2 transmit/receive mode register	RW	0016
B116	UART2 baud rate register (BRG2)	WO	?
B216	UART2 transmit buffer register	WO	?
B3 16	-	WO	?
B416	UART2 transmit/receive control register 0	RW RO RW	0 0 0 0 1 0 0 0
B516	UART2 transmit/receive control register 1	RO RW RO RW	0 0 0 0 0 0 1 0
B616	UART2 receive buffer register	RO	?
B716	Ĵ	RO	0 0 0 0 0 0 0 ?
B816		(Note 16)	?
B916			?
BA16		(Note 16)	?
BB16		(Note 16)	?
BC16	Clock control register 0	RWRWRWRW (Note 17) RWRW	
BD16		(Note 16)	?
BE16		(Note 16)	?
BF16		(Note 16)	?

Notes 16 : Do not write to this register.

17 : After reset, these bits are allowed to be changed only once.

Appendix 1. Memory assigment in SFR area

Access characteristics

- RW : It is possible to read the bit state at reading. The written value becomes valid.
- RO : It is possible to read the bit state at reading. The written value becomes invalid.

0

1

?

- WO : The written value becomes valid. It is impossible to read the bit state.
- : Nothing is assigned. It is impossible to read the bit state. The written value becomes invalid.

State immediately after reset

- 0 : "0" immediately after reset.
- : Always "0" at reading.
- 1 : "1" immediately after reset.
 ? : Undefined immediately after
- reset.
- : Always "1" at reading.
- : Always undefined at reading.
- 0 : "0" immediately after reset. Fix this bit to "0."

Address	Register name	Access characteristics b7 b0	State immediately after reset b7 b0
C016			?
C116			?
C216			?
C316			?
C416	Up-down register 1	WO RW	0 0 0 0 0 0 0 0
C516			?
C616		(Note 18)	?
C716	Timer A5 register	(Note 18)	?
C816	, 	(Note 18)	?
C916	Timer A6 register	(Note 18)	?
CA16		(Note 18)	?
CB16	Timer A7 register	(Note 18)	?
CC16	-	(Note 18)	?
CD16	Timer A8 register	(Note 18)	?
CE16	_	(Note 18)	?
CF16	Timer A9 register	(Note 18)	?
D016	Timer A01 register	WO	?
D116		WO	?
D216	Timer A11 register	WO	?
D316		WO	?
D416	Timer A21 register	WO	?
D516		WO	?
D616	Timer A5 mode register	RW	0016
D716	Timer A6 mode register	RW	0016
D816	Timer A7 mode register	RW	0016
D916	Timer A8 mode register	RW	0016
DA16	Timer A9 mode register	RW	0016
DB16	A-D control register 2	RW	0 0 0 0 0 0 0
DC ₁₆ Co	mparator function select register 0	RW	0 0 0 0 0 0 0 0
DD ₁₆ Co	mparator function select register 1	RW	
DE16	Comparator result register 0	RW	0 0 0 0 0 0 0 0
DF16	Comparator result register 1	RW	

Note 18: The access characteristics at addresses C616 to CF16 vary according to the timer A's operating mode. (Refer to "CHAPTER 7. TIMER A.")

Appendix 1. Memory assigment in SFR area

Access characteristics

RW : It is possible to read the bit state at reading. The written value becomes valid.

RO : It is possible to read the bit state at reading. The written value becomes invalid.

?

- WO : The written value becomes valid. It is impossible to read the bit state.
- : Nothing is assigned. It is impossible to read the bit state. The written value becomes invalid.

State immediately after reset

- 0 : "0" immediately after reset.
- 0 : Always "0" at reading.
- 1
 : "1" immediately after reset.

 ?
 : Undefined immediately after
- reset.
- : Always "1" at reading.
- : Always undefined at reading.

0 : "0" immediately after reset. Fix this bit to "0."

Addres		b7	Access characteris	stics b0	State i	mmediat	ely a	after	res	et b0
E016			(Note 19)			?				
E116	A-D register 8		(Note 19)		0 0	0 0	0	0	?	
E216	A-D register 9		(Note 19)			?				
E316	A-D legister 9		(Note 19)		0 0	0 0	0	0	?	
E416	A-D register 10		(Note 19)			?				
E516			(Note 19)		0 0	0 0	0	0	?	
E616	A-D register 11		(Note 19)			?				
E716			(Note 19)		0 0	0 0	0	0	?	
E8 16			(Note 20)			?				
E916			(Note 20)			?				
EA16			(Note 20)			?				
EB16			(Note 20)			?				
EC16			(Note 20)			?				
ED16			(Note 20)			?				
EE16			(Note 20)			?				
EF16			(Note 20)			?				
F016						?				
F116	UART2 transmit interrupt control register		R	W	?		0	0	0	0
F216	UART2 receive interrupt control register		F	W	?		0	0	0	0
F316						?				
F416						?				
F516	Timer A5 interrupt control register		R	W	?		0	0	0	0
F616	Timer A6 interrupt control register		R	W	?		0	0	0	0
F716	Timer A7 interrupt control register			RW	?		0	0	0	0
F816	Timer A8 interrupt control register		F	W	?		0	0	0	0
F916	Timer A9 interrupt control register		R	W	?		0	0	0	0
FA16			(Note 20)			?				
FB16			(Note 20)			?				
FC16			(Note 20)			?				
FD16	INT5 interrupt control register		RW		?	0 0	0	0	0	0
FE16	INT6 interrupt control register		RW		?	0 0	0	0	0	0
FF16	INT7 interrupt control register		RW		?	0 0	0	0	0	0

Notes 19: The access characteristics at addresses E016 to E716 vary according to the contents of the comparator function select register 1 (address DD16). (Refer to "CHAPTER 12. A-D CONVERTER.")

20: Do not write to this register.

Appendix 2. Control registers

Appendix 2. Control registers

The control registers allocated in the SFR area are shown on the following pages. Below is the structure diagram for all registers.

			*3\		
		*	- \ \ \'		
XXX re	gister (address XX ₁₆) *5 -		b7 b6 b5 b4 b3 b2		*4
Bit	Bit name	Function	At reset	(R/W) Ref	ference
0	••• select bit	0 : 1 : The value is "D" at reading.	Undefined	WO 3	3-10
1	••• select bit	b2 b1 0 0 : 0 1 :	0	RW 3	3-11
2		10: 11:	0	RW	
3	••• flag	0 : 1 :	0	RO 2	2-6
4	Fix this bit to "0."		0	RW	Λ
5	This bit is invalid in mode.		0	RW	
6	Nothing is assigned.		Undefined	/	
7	The vaue is)0" at reading.		0	(
	∽ * 6				
*1	Blank: Set to "0" or "1" according0: Set to "0" at writing.1: Set to "1" at writing.X: Invalid depending on the invalid depending on the invalid set of the invalid set of the invalid dependence.	to the usage. node or state. It may be "0" or "1."			
~ <u>~</u>	0 : "0" immediately after 1 : "1" immediately after				
*3	Undefined : Undefined immediat	ely after reset.			
	•	it state at reading. The written value bed bit state at reading. The written value b		the written	
		es valid. It is impossible to read the bit s ading"] is indicated in the "Function" or '			
	 it is impossible to read the However, when ["0" at re reading. (See *6 above.) 	e bit state. The value is undefined at rea ading"] is indicated in the "Function" or '	"Note" column, the bit is alway	′s "0" at	
* 4	Reference page for each bit.	•			

Appendix 2. Control registers

	register (i = 1, 2, 4 to 8) ses 316, 616, A16, B16, E16, F16, 1216)	b7 b6 b	5 b4 b3 b	2 b1 b0]
Bit	Bit name	Funtion	At reset	R/W	Reference
0	Port pin Pi₀	Data is input from or output to a pin by reading from	Undefined	RW	5-4
1	Port pin Pi₁	or writing to the corresponding bit.	Undefined	RW	-
2	Port pin Pi2	0 : "L" level	Undefined	RW	-
3	Port pin Pi₃	1 : "H" level	Undefined	RW	-
4	Port pin Pi ₄		Undefined	RW	
5	Port pin Pi₅		Undefined	RW	
6	Port pin Pi ₆		Undefined	RW	
7	Port pin Pi ₇		Undefined	RW	

Notes 1: Nothing is assigned for bits 0 and 4 of the port P5 register. These bits are undefined at reading.

Port Pi direction register (i = 1, 2, 4 to 8)

2: Nothing is assigned for bits 4 to 7 of the port P8 register. These bits are undefined at reading.

b7	b6	b5	b4	b3	b2	b1	b0

Bit	Bit name	Function	At reset	R/W
0	Port Pio direction bit	0 : Input mode	0	RW
1	Port Pi1 direction bit	(The port functions as an input port.)	0	RW
2	Port Pi2 direction bit	1 : Output mode (The port functions as an output port.)	0	RW
3	Port Pi₃ direction bit		0	RW
4	Port Pi4 direction bit		0	RW
5	Port Pi₅ direction bit		0	RW
6	Port Pi6 direction bit		0	RW
7	Port Pi7 direction bit		0	RW

Notes 1: Nothing is assigned for bits 0 and 4 of the port P5 direction register. These bits are undefined at reading.

2: Nothing is assigned for bits 4 to 7 of the port P8 direction register. These bits are undefined at reading.

3: Any of bits 0 to 7 of the port P4 direction register becomes "0" by input of a falling edge to pin P4OUTcut/INTo. (Refer to section "5.2.3 Pin P4OUTcut/INTo.")

4: Any of bits 0 to 7 of the port P6 direction register becomes "0" by input of a falling edge to pin P6OUTcut/INT4. (Refer to section "5.2.4 Pin P6OUTcut/INT4.")

Appendix 2. Control registers

	ntrol register 0 (Address 1E ₁₆)	L	0			
Bit	Bit name	Function		At reset	R/W	Refere
0	Analog input pin select bits 0 (Valid in the one-shot and repeat	^{b2 b1 b0} 0 0 0 : AN₀ is selected. 0 0 1 : AN₁ is selected.		Undefined	RW	12-
1	modes.) (Note 1)	0 1 0 : AN₂ is selected. 0 1 1 : AN₃ is selected. 1 0 0 : AN₄ is selected.		Undefined	RW	
2		1 0 1 : AN₅ is selected. 1 1 0 : AN₅ is selected. 1 1 1 : AN⁊ is selected. (Note 2)		Undefined	RW	
3	A-D operation mode select bits 0	^{b4 b3} 0 0 : One-shot mode 0 1 : Repeat mode		0	RW	
4		1 0 : Single sweep mode 1 1 : Repeat sweep mode 0 or 1		0	RW	
5	Fix this bit to "0."			0	RW	
6	A-D conversion start bit	0 : A-D conversion halts. 1 : A-D conversion starts.		0	RW (Note 3)	
7	A-D conversion frequency (ϕ_{AD}) select bit 0	See Table 12.2.1.		0	RW	

Notes 1: When using pins AN₀ to AN₇, be sure to fix bit 3 of the analog input pin select bits 1 (bits 3 to 0 at address DB₁₆) to "0." Setting bit 3 of the analog input pin select bits 1 to "1" invalidates the analog input pin select bits 0. Also, the analog input pin select bits 0 are invalid in the single sweep mode, repeat sweep mode 0 and repeat sweet

mode 1. (Each may be either "0" or "1.") 2: When using pin AN₇, be sure that the D-A₀ output enable bit (bit 0 at address 96_{16}) = "0" (output disabled).

3: When writing to this bit, use the MOVM (MOVMB) or STA (STAB, STAD) instruction.

4: Writing to each bit (except write of "0" to bit 6) of the A-D control register 0 must be performed while the A-D converter halts, regardless of the A-D operation mode.

Appendix 2. Control registers

b7 b6 b5 b4 b3 b2 b1 b0

0

A-D control register 1 (Address 1F₁₆)

Bit	Bit name	Function	At reset	R/W	Reference
0	A-D sweep pin select bits (Valid in the single sweep mode, repeat sweep mode 0, and repeat sweep mode 1.) (Note 1)	Single sweep mode/Repeat sweep mode 0 ^{b1 b0} 0 0 : Pins AN₀ and AN₁ (2 pins) 0 1 : Pins AN₀ to AN₃ (4 pins) 1 0 : Pins AN₀ to AN₅ (6 pins) 1 1 : Pins AN₀ to AN₅ (8 pins) (Note 2)	1	RW	12-8 12-9
1		Repeat sweep mode 1 (Note 3) $_{b1b0}$ 0 0 : Pin AN ₀ (1 pin) 0 1 : Pins AN ₀ and AN ₁ (2 pins) 1 0 : Pins AN ₀ to AN ₂ (3 pins) 1 1 : Pins AN ₀ to AN ₃ (4 pins)	1	RW	
2	A-D operation mode select bit 1 (Used in the repeat sweep mode 0 and repeat sweep mode 1.) (Note 4)		0	RW	_
3	Resolution select bit	0 : 8-bit resolution mode 1 : 10-bit resolution mode	0	RW	-
4	A-D conversion frequency (ϕ_{AD}) select bit 1	See Table 12.2.1.	0	RW	-
5	Fix this bit to "0."		0	RW	
6	VREF connection select bit (Note 5)	0 : Pin VREF is connected. 1 : Pin VREF is disconnected.	0	RW	12-9 16-7
7	The value is "0" at reading.		0	_	

Notes 1: These bits are invalid in the one-shot and repeat modes. (They may be either "0" or "1.")

2: When using pin AN₇, be sure that the D-A₀ output enable bit (bit 0 at address 96₁₆) = "0" (output disabled).

3: Be sure to select the frequently-used analog input pins in the repeat sweep mode 1.

4: Fix this bit to "0" in the one-shot mode, repeat mode, and single sweep mode.

5: When this bit is cleared from "1" to "0," be sure to start the A-D conversion after an interval of 1 µs or more has elapsed.

6: Writing to each bit of the A-D control register 1 must be performed while the A-D converter halts, regardless of the A-D operation mode.

A-D control register 2 (Address DB₁₆)

b7	b6	b5	b4	b3	b2	b1	b0
0	0	0	0		1 1		1 1

Bit	Bit name	Function	At reset	R/W	Reference
0	Analog input pin select bits 1	^{b3 b2 b1 b0} 0 X X X : Pins AN₀ to AN₂ are selected. (Note 2)	0	RW	12-8
1	(Note 1)	$1 \ 0 \ 0 \ 0$: Pin AN ₈ is selected.(Note 3) $1 \ 0 \ 0 \ 1$: Pin AN ₉ is selected.(Note 4) $1 \ 0 \ 1 \ 0$: Pin AN ₁₀ is selected.(Note 5) $1 \ 0 \ 1 \ 1$: Pin AN ₁₁ is selected.(Note 6) $1 \ 0 \ 0$: Do not select.(Note 6)	0	RW	-
2			0	RW	-
3		1 1 1 1 : Do not select.	0	RW	-
7 to 4	Fix these bits to "0000."				-
Note 1:	may be either "0" or "1."	the A-D operation mode, be sure to fix bit 3 to "0." Also, p	0 vins AN₀ to	RW AN11 are	-

2: Use bits 2 to 0 of A-D control register 0 (address 1E₁₆) for selection of pins AN₀ to AN₇.

3: When using pin AN₈, be sure that the D-A₁ output enable bit (bit 1 at address 96₁₆) = "0" (output disabled). Also, be sure not to use pin CTS₂/RTS₂.

4: When using pin AN₉, be sure not to use pin $\overline{\text{CTS}_2}/\text{CLK}_2$.

5: When using pin AN₁₀, be sure not to use pin R_XD_2 .

6: When using pin AN_{11} , be sure not to use pin T_xD_2 .

7: Writing to each bit of A-D control register 2 must be performed while the A-D conversion halts, regardless of the A-D operation mode.

Appendix 2. Control registers

When 8-bit resolution mode is selected

A-D reç	gister 0 (Addresses 2116, 2016) gister 1 (Addresses 2316, 2216) gister 2 (Addresses 2516, 2416)	A-D register 8 A-D register 9 A-D register 10	Addresses E316	, E216)			
A-D reg	gister 3 (Addresses 2716, 2616)	A-D register 11	•				
A-D reo A-D reo	gister 4 (Addresses 2916, 2816) gister 5 (Addresses 2B16, 2A16) gister 6 (Addresses 2D16, 2C16) gister 7 (Addresses 2F16, 2E16)	(b15) b7	(b8) b0	b7		b0	
Bit		Function			At reset	R/W	Reference
7 to 0	Reads an A-D conversion result.				Undefined	RO	12-10
15 to 8	The value is "0" at reading.				0	_	IJ

■ When 10-bit resolution mode is selected

A-D register 0 (Addresses 21 ₁₆ , 20 ₁₆) A-D register 1 (Addresses 23 ₁₆ , 22 ₁₆)	gister 1 (Addresses 23 ₁₆ , 22 ₁₆) A-D register 9 (Addresses E3 ₁₆ , E2 ₁₆)							
A-D register 2 (Addresses 2516, 2416)								
A-D register 3 (Addresses 2716, 2616)	gister 3 (Addresses 27 ₁₆ , 26 ₁₆) A-D register 11 (Addresses E7 ₁₆ , E6 ₁₆)							
A-D register 4 (Addresses 2916, 2816)								
A-D register 5 (Addresses 2B ₁₆ , 2A ₁₆) A-D register 6 (Addresses 2D ₁₆ , 2C ₁₆) A-D register 7 (Addresses 2F ₁₆ , 2E ₁₆)	r 5 (Addresses 2B ₁₆ , 2A ₁₆) (b15) (b8) r 6 (Addresses 2D ₁₆ , 2C ₁₆) b7 b0 b7 b0							
Bit	Function		At reset	R/W	Reference			
9 to 0 Reads an A-D conversion result.			Undefined	RO	12-10			
15 to 10 The value is "0" at reading.			0	-	\bigcup			

■ When comparator function is selected

A-D register 0 (Addresses 2116, 2016)	A-D register 8 (Addresse	S E116, E016)
A-D register 1 (Addresses 2316, 2216)	A-D register 9 (Addresse	S E316, E216)
A-D register 2 (Addresses 2516, 2416)	A-D register 10 (Addresse	S E516, E416)
A-D register 3 (Addresses 2716, 2616)	A-D register 11 (Addresse	S E716, E616)
A-D register 4 (Addresses 2916, 2816)		
A-D register 5 (Addresses 2B ₁₆ , 2A ₁₆)	(b15)	(b8)
A-D register 6 (Addresses 2D ₁₆ , 2C ₁₆)	b7	b0 b7
A-D register 7 (Addresses 2F16, 2E16)		
Bit	Function	


-D register 9	(Addresses E316	, E216)
-D register 10	(Addresses E516	, E416)
-D register 11	(Addresses E716	, E616)
(b15) b7	(b8) b0	
b7	b0	b7

b0

Bit	Function	At reset	R/W	Reference
7 to 0	Any value in the range from "0016" to "FF16" can be set.	Undefined	WO	12-10
	The set value is compared with the input voltage. The value is undefined at reading.			
15 to 8	The value is "0" at reading.	0	-	\bigcup

Note: When the comparator function is selected, writing to and reading from the A-D register i must be performed while the A-D converter halts.

UART0 transmit/receive mode register (Address 3016) UART1 transmit/receive mode register (Address 3816) UART2 transmit/receive mode register (Address B016)



Bit	Bit name	Function	At reset	R/W	Reference
0	Serial I/O mode select bits	^{b2 b1b0} 0 0 0 : Serial I/O is invalid. (P1 and P8 function as programmable I/O ports.)	0	RW	11-5
1		0 0 1 : Clock synchronous serial I/O mode 0 1 0 : 0 1 1 : 1 0 0 : UART mode (Transfer data length = 7 bits)		RW	
2		1 0 1 : UART mode (Transfer data length = 8 bits) 1 1 0 : UART mode (Transfer data length = 9 bits) 1 1 1 : Do not select.	0	RW	
3	Internal/External clock select bit	0 : Internal clock 1 : External clock	0	RW	
4	Stop bit length select bit (Valid in UART mode) (Note)	0 : One stop bit 1 : Two stop bits	0	RW	
5	Odd/Even parity select bit (Valid in UART mode when parity enable bit = "1.") (Note)	0 : Odd parity 1 : Even parity	0	RW	
6	Parity enable bit (Valid in UART mode) (Note)	0 : Parity disabled 1 : Parity enabled	0	RW	
7	Sleep select bit (Valid in UART mode) (Note)	0 : Sleep mode terminated (Invalid) 1 : Sleep mode selected	0	RW	

Note: Bits 4 to 6 are invalid in the clock synchronous serial I/O mode. (Each may be either "0" or "1.") Additionally, fix bit 7 to "0."

UART0 baud rate register (BRG0) (Address 31₁₆) UART1 baud rate register (BRG1) (Address 3916) UART2 baud rate register (BRG2) (Address B116)

Bit	Function	At reset	R/W	Reference
7 to 0	Any value in the range from " 00_{16} " to "FF ₁₆ " can be set. Assuming that the set value = n, BRGi divides the count source frequency by (n + 1).	Undefined	WO	11-14

b7

b0

Note: Writing to this register must be performed while the transmission/reception halts.

Use the MOVM (MOVMB) or STA (STAB, STAD) instruction for writing to this register.

UART1	transmit buffer register (Addresses 33 ₁₆ , 32 ₁₆) transmit buffer register (Addresses 3B ₁₆ , 3A ₁₆) ^(b15) transmit buffer register (Addresses B3 ₁₆ , B2 ₁₆)	(b8) b0) b7		b0	
Bit	Function			At reset	R/W	Reference
8 to 0	Transmit data is set.			Undefined	WO	11-11
15 to 9	Nothing is assigned.			Undefined	-	IJ
Note: Use	the MOVM (MOVMB) or STA (STAB, STAD) instruction for writing to this regis	ter.				

3) 0 rэ (S 3, S

UART0 transmit/receive control register 0 (Address 34₁₆) UART1 transmit/receive control register 0 (Address 3C₁₆)

UART2 transmit/receive control register 0 (Address B4₁₆)

b7 b6 b5 b4 b3 b2 b1 b0

Bit	Bit name	Function	At reset	R/W	Reference
0	BRG count source select bits	b1 b0 0 0 : Clock f2 0 1 : Clock f16	0	RW	11-7
1		1 0 : Clock f ₆₄ 1 1 : Clock f ₅₁₂	0	RW	-
2	CTS/RTS function select bit (Note 1)	0 : The $\overline{\text{CTS}}$ function is selected. 1 : The $\overline{\text{RTS}}$ function is selected.	0	RW	_
3	Transmit register empty flag	 0 : Data is present in the transmit register. (Transmission is in progress.) 1 : No data is present in the transmit register. (Transmission is completed.) 	1	RO	_
4	CTS/RTS enable bit	0 : The $\overline{\text{CTS}}/\overline{\text{RTS}}$ function is enabled. 1 : The CTS/RTS function is disabled.	0	RW	-
5	UARTi receive interrupt mode select bit	0 : Reception interrupt 1 : Reception error interrupt	0	RW	-
6	CLK polarity select bit (This bit is used in the clock synchronous serial I/O mode.) (Note 2)	 0 : At the falling edge of the transfer clock, transmit data is output; at the rising edge of the transfer clock, receive data is input. When not in transferring, pin CLKi's level is "H." 1 : At the falling edge of the transfer clock, transmit data is output; at the falling edge of the transfer clock, receive data is input. When not in transferring, pin CLKi's level is "L." 	0	RW	_
7	Transfer format select bit (This bit is used in the clock synchronous serial I/O mode.) (Note 2)	0 : LSB (Least Significant Bit) first 1 : MSB (Most Significant Bit) first	0	RW	

Notes 1: Valid when the CTS/RTS enable bit (bit 4) is "0" and CTS/RTS separate select bit (bit 0, 1 or 4 at address AC₁₆) is "0." 2: Fix these bits to "0" in the UART mode or when serial I/O is disabled.

UART0 transmit/receive control register 1 (Address 35 ₁₆)
UART1 transmit/receive control register 1 (Address 3D ₁₆)
UART2 transmit/receive control register 1 (Address B516)

b7	b6	b5	b4	b3	b2	b1	b0	_

Bit	Bit name	Function	At reset	R/W	Referenc
0	Transmit enable bit	0 : Transmission disabled 1 : Transmission enabled	0	RW	11-9
1	Transmit buffer empty flag	0 : Data is present in the transmit buffer register.1 : No data is present in the transmit buffer register.	1	RO	_
2	Receive enable bit	0 : Reception disabled 1 : Reception enabled	0	RW	_
3	Receive complete flag	0 : No data is present in the receive buffer register.1 : Data is present in the receive buffer register.	0	RO	_
4	Overrun error flag	0 : No overrun error 1 : Overrun error detected	0	RO	_
5	Framing error flag (Note) (Valid in UART mode)	0 : No framing error 1 : Framing error detected	0	RO	-
6	Parity error flag (Note) (Valid in UART mode)	0 : No parity error 1 : Parity error detected	0	RO	-
7	Error sum flag (Note) (Valid in UART mode)	0 : No error 1 : Error detected	0	RO	-

Note: Bits 5 to 7 are invalid in the clock synchronous serial I/O mode.

UART1	receive buffer register (Addresses 37 ₁₆ , 36 ₁₆) receive buffer register (Addresses 3F ₁₆ , 3E ₁₆) (b15) receive buffer register (Addresses B7 ₁₆ , B6 ₁₆)	(b8 b0) b7		b0	
Bit	Function			At reset	R/W	Reference
8 to 0	Receive data is read out from here.			Undefined	RO	11-13
15 to 9	The value is "0" at reading.			0	_	

Appendix 2. Control registers

Count s	tart register 0 (Address 40 ₁₆)]
Bit	Bit name	Function	At reset	R/W	Reference
0	Timer A0 count start bit	0 : Stop counting	0	RW	7-6
1	Timer A1 count start bit	1 : Start counting	0	RW	-
2	Timer A2 count start bit		0	RW	-
3	Timer A3 count start bit		0	RW	-
4	Timer A4 count start bit		0	RW	
5	Timer B0 count start bit		0	RW	8-4
6	Timer B1 count start bit		0	RW	-
7	Timer B2 count start bit		0	RW	

b7 b6 b5 b4 b3 b2 b1 b0

b7 b6 b5 b4 b3 b2 b1 b0

Bit	Bit name	Function	At reset	R/W	Reference
0	Timer A5 count start bit	0 : Stop counting	0	RW	7-6
1	Timer A6 count start bit	1 : Start counting	0	RW	
2	Timer A7 count start bit		0	RW	
3	Timer A8 count start bit		0	RW	
4	Timer A9 count start bit		0	RW	
7 to 5	Nothing is assigned.		Undefined	-	

Count start register 1 (Address 41₁₆)

Appendix 2. Control registers

One-sh	ot start register 0 (Address 4216	b7 b6 b5	b4 b3 b2	2 b1 b0	
Bit	Bit name	Function	At reset	R/W	Reference
0	Timer A0 one-shot start bit	1 : Start outputting one-shot pulse.	0	WO	7-33
1	Timer A1 one-shot start bit	(Valid when an internal trigger is selected.)	0	WO	
2	Timer A2 one-shot start bit	The value is "0" at reading.	0	WO	
3	Timer A3 one-shot start bit		0	WO	
4	Timer A4 one-shot start bit		0	WO	
6, 5	Nothing is assigned.		Undefined	_	
7	Fix this bit to "0."		0	RW	\bigvee

b7	b6	b5	b4	b3	b2	b1	b0
0							

One-shot start register 1 (Address 43₁₆)

Bit	Bit name	Function	At reset	R/W	Reference
0	Timer A5 one-shot start bit	1 : Start outputting one-shot pulse. (Valid when an internal trigger is selected.)	0	WO	7-33
1	Timer A6 one-shot start bit		0	WO	-
2	Timer A7 one-shot start bit	The value is "0" at reading.	0	WO	-
3	Timer A8 one-shot start bit		0	WO	-
4	Timer A9 one-shot start bit		0	WO	
6, 5	Nothing is assigned.		Undefined	-	
7	Fix this bit to "0."		0	RW	

Appendix 2. Control registers

Up-dow	vn register 0 (Address 44 ₁₆)	b7 b6 b5	b4 b3 b2	2 b1 b0	
Bit	Bit name	Function	At reset	R/W	Reference
0	Timer A0 up-down bit	0 : Countdown 1 : Countup	0	RW	7-24
1	Timer A1 up-down bit		0	RW	
2	Timer A2 up-down bit	This function is valid when the contents of the up- down register is selected as the up-down switching factor.	0	RW	
3	Timer A3 up-down bit		0	RW	
4	Timer A4 up-down bit		0	RW	
5	Timer A2 two-phase pulse signal processing select bit	0 : Two-phase pulse signal processing function disabled 1 : Two-phase pulse signal processing function enabled	0	WO (Note)	7-26
6	Timer A3 two-phase pulse signal processing select bit	When not using the two-phase pulse signal processing function, clear the bit to "0."	0	WO (Note)	
7	Timer A4 two-phase pulse signal processing select bit		0	WO (Note)	

Note: Use the MOVM (MOVMB) or STA(STAB, STAD) instruction for writing to bits 5 to 7.

Up-down register 1 (Address C4₁₆)

b7 b6 b5 b4 b3 b2 b1 b0

Bit	Bit name	Function	At reset	R/W	Reference
0	Timer A5 up-down bit	0 : Countdown 1 : Countup	0	RW	7-24
1	Timer A6 up-down bit	This function is valid when the contents of the up- down register is selected as the up-down switching	0	RW	
2	Timer A7 up-down bit	down register is selected as the up-down switching factor.	0	RW	
3	Timer A8 up-down bit		0	RW	
4	Timer A9 up-down bit		0	RW	
5	Timer A7 two-phase pulse signal processing select bit	0 : Two-phase pulse signal processing function disabled 1 : Two-phase pulse signal processing function enabled	0	WO (Note)	7-26
6	Timer A8 two-phase pulse signal processing select bit	When not using the two-phase pulse signal processing function, clear the bit to "0."	0	WO (Note)	
7	Timer A9 two-phase pulse signal processing select bit	The value is "0" at reading.	0	WO (Note)	

Note: Use the MOVM (MOVMB) or STA(STAB, STAD) instruction for writing to bits 5 to 7.

Appendix 2. Control registers

Timer A	clock division select register (A	ddress 4516)	b7 b6 b5	b4 b3 b2	2 b1 b0	
Bit	Bit name	Function		At reset	R/W	Reference
0	Timer A clock division select bits	See Table 7.2.3.		0	RW	7-5
1				0	RW	
7 to 2	The value is "0" at reading.			0	-	

Timer A0 register (Addresses 4716, 4616) Timer A1 register (Addresses 4916, 4816) Timer A2 register (Addresses 4B₁₆, 4A₁₆) Timer A3 register (Addresses 4D₁₆, 4C₁₆) Timer A4 register (Addresses 4F₁₆, 4E₁₆) Timer A5 register (Addresses C716, C616) Timer A6 register (Addresses C916, C816) Timer A7 register (Addresses CB16, CA16) Timer A8 register (Addresses CD16, CC16) Timer A9 register (Addresses CF16, CE16)

	((b15) b7	(b8) b0			b0	
				1			
Bit	Function	1			At reset	R/W	Reference
15 to 0	These bits have different functions according to	the operating mo	de.		Undefined	RW	7-4

Note: Reading from or writing to this register must be performed in a unit of 16 bits.

Timer Ai mode register (i = 0 to 4) (Addresses 56₁₆ to 5A₁₆)

Timer Ai mode register (i = 5 to 9) (Addresses $D6_{16}$ to DA_{16})

					1
Bit	Bit name	Function	At reset	R/W	Reference
0	Operating mode select bits	0 0 : Timer mode 0 1 : Event counter mode	0	RW	7-7
1	_	1 0 : One-shot pulse mode 1 1 : Pulse width modulation (PWM) mode.	0	RW	
2	These bits have different function	ns according to the operating mode.	0	RW	
3			0	RW	
4			0	RW	
5			0	RW	
6			0	RW	_
7			0	RW	

b7 b6 b5 b4 b3 b2 b1 b0

Appendix 2. Control registers

■ Timer mode

_

_

_

Timer A0 register (Addresses 4716, 4616)	Timer A5 register (Addresses C716, C616)
Timer A1 register (Addresses 4916, 4816)	Timer A6 register (Addresses C916, C816)
Timer A2 register (Addresses 4B ₁₆ , 4A ₁₆)	Timer A7 register (Addresses CB ₁₆ , CA ₁₆)
Timer A3 register (Addresses 4D ₁₆ , 4C ₁₆)	Timer A8 register (Addresses CD ₁₆ , CC ₁₆)
Timer A4 register (Addresses 4F16, 4E16)	Timer A9 register (Addresses CF16, CE16)

(b15) (b8) b7 b0 b7 b0

Bit	Function	At reset	R/W	Reference
15 to 0	Any value in the range from " 0000_{16} " to "FFFF ₁₆ " can be set. Assuming that the set value = n, the counter divides the count source frequency by (n + 1). When reading, the register indicates the counter value.	Undefined	RW	7-12

Note: Reading from or writing to this register must be performed in a unit of 16 bits.

Timer Ai mode register (i = 0 to 4) (Addresses 56_{16} to $5A_{16}$) Timer Ai mode register (i = 5 to 9) (Addresses $D6_{16}$ to DA_{16})

b7 b6 b5 b4 b3 b2 b1 b0 0 0 0 0

Bit	Bit name	Function	At reset	R/W	Reference
0	Operating mode select bits	0 0 : Timer mode	0	RW	7-12 9-12
1			0	RW	9-23 10-15
2	Pulse output function select bit	 0 : No pulse output (TAioυτ pin functions as a programmable I/O port pin.) 1 : Pulse output (TAioυτ pin functions as a pulse output pin.) 	0	RW	7-16
3	Gate function select bits	 b4 b3 0 0 : 0 1 : (TAiN pin functions as a programmable I/O port pin.) 1 0 : Gate function 	0	RW	7-15
4		 (Counter is active only while TAin pin's input signal is at "L" level.) 11: Gate function (Counter is active only while TAin pin's input signal is at "H" level.) 	0	RW	-
5	Fix this bit to "0" in timer mode.		0	RW	
6	Count source select bits	See Table 7.2.3.	0	RW	7-5
7			0	RW	

20-22

Event counter mode

Timer A0 register (Addresses 4716, 4616)Timer A5 register (Addresses C716, C616)Timer A1 register (Addresses 4916, 4816)Timer A6 register (Addresses C916, C816)Timer A2 register (Addresses 4B16, 4A16)Timer A7 register (Addresses CB16, CA16)Timer A3 register (Addresses 4D16, 4C16)Timer A8 register (Addresses CD16, CC16)Timer A4 register (Addresses 4F16, 4E16)Timer A9 register (Addresses CF16, CE16)

(b15) (b8) b7 b0 b7 b0

Bit	Function	At reset	R/W	Reference
	Any value in the range from "0000 ₁₆ " to "FFFF ₁₆ " can be set. Assuming that the set value = n, the counter divides the count source frequency by $(n + 1)$ during countdown, or by (FFFF ₁₆ – n + 1) during countup. When reading, the register indicates the counter value.	Undefined	RW	7-20

Note: Reading from or writing to this register must be performed in a unit of 16 bits.

Timer Ai mode register (i = 0 to 4) (Addresses 56₁₆ to 5A₁₆) Timer Ai mode register (i = 5 to 9) (Addresses D6₁₆ to DA₁₆)

 b7
 b6
 b5
 b4
 b3
 b2
 b1
 b0

 X
 X
 0
 0
 1

Bit	Bit name	Function	At reset	R/W	Reference
0	Operating mode select bits	0 1 : Event counter mode	0	RW	7-20
1			0	RW	_
2	Pulse output function select bit	 0 : No pulse output (TAioυτ pin functions as a programmable I/O port pin.) 1 : Pulse output (TAioυτ pin functions as a pulse output pin.) 	0	RW	7-26
3	Count polarity select bit	0 : Counts at falling edge of external signal 1 : Counts at rising edge of external signal	0	RW	7-20
4	Up-down switching factor select bit	0 : Contents of up-down register 1 : Input signal to TAiουτ pin	0	RW	7-24
5	Fix this bit to "0" in event counter	mode.	0	RW	
6	These bits are invalid in event co	unter mode.	0	RW	
7			0	RW	V

X : It may be either "0" or "1."

Appendix 2. Control registers

One-shot pulse mode

Timer A0 register (Addresses 4716, 4616) Timer A1 register (Addresses 4916, 4816) Timer A2 register (Addresses 4B16, 4A16) Timer A3 register (Addresses 4D16, 4C16) Timer A4 register (Addresses 4F16, 4E16) Timer A5 register (Addresses C7₁₆, C6₁₆) Timer A6 register (Addresses C9₁₆, C8₁₆) Timer A7 register (Addresses CB₁₆, CA₁₆) Timer A8 register (Addresses CD₁₆, CC₁₆) Timer A9 register (Addresses CF₁₆, CE₁₆)

(b15) (b8) b7 b0 b7 b0

Bit	Function	At reset	R/W	Reference
15 to 0	Any value in the range from "0000 ₁₆ " to "FFFF ₁₆ " can be set. Assuming that the set value = n, the "H" level width of the one-shot pulse which is output from the TAiouT pin is expressed as follows : $\frac{n}{f_{i.}}$	Undefined	WO	7-30 10-13

fi: Frequency of count source

Note: Use the MOVM or STA(STAD) instruction for writing to this register. Writing to this register must be performed in a unit of 16 bits.

Timer Ai mode register (i = 0 to 4) (Addresses 56₁₆ to 5A₁₆) Timer Ai mode register (i = 5 to 9) (Addresses D6₁₆ to DA₁₆)

b7 b6 b5 b4 b3 b2 b1 b0

Bit	Bit name	Function	At reset	R/W	Reference
0	Operating mode select bits	1 0 : One-shot pulse mode	0	RW	7-30
1			0	RW	
2	Fix this bit to "1" in one-shot puls	0	RW		
3	Trigger select bits	b4 b3 0 0 : 0 1 : (TAin pin functions as a programmable I/O	0	RW	7-33
4		f port pin.) 1 0 : Falling edge of TAi∾ pin's input signal 1 1 : Rising edge of TAi∾ pin's input signal	0	RW	-
5	Fix this bit to "0" in one-shot puls	e mode.	0	RW	
6	Count source select bits	See Table 7.2.3.	0	RW	7-5
7			0	RW	

b0

Appendix 2. Control registers

Pulse width modulation (PWM) mode

<When operating as a 16-bit pulse width modulator>

Timer A Timer A Timer A	0 register (Addresses 47 ₁₆ , 46 ₁₆) 1 register (Addresses 49 ₁₆ , 48 ₁₆) 2 register (Addresses 4B ₁₆ , 4A ₁₆) 3 register (Addresses 4D ₁₆ , 4C ₁₆) 4 register (Addresses 4F ₁₆ , 4E ₁₆)	Timer A6 regi Timer A7 regi Timer A8 regi	ster (Addresses ster (Addresses ster (Addresses ster (Addresses ster (Addresses	s C916, C8 s CB16, CA s CD16, C0	16) (16) (16)		
		(b15)	(b8)			F 0	
		b7	b0	07		b0	
							\sim
Bit	Fu	nction			At reset	R/W	Reference
15 to 0	Any value in the range from "0000 ₁₆ " to "F Assuming that the set value = n, the "H" If from the TAiour pin is expressed as follow (PWM pulse period = $\frac{2^{16}-1}{f_i}$)	evel width of the F		i is output	Undefined	WO	7-39

fi: Frequency of count source

Note: Use the MOVM or STA(STAD) instruction for writing to this register.

Writing to this register must be performed in a unit of 16 bits.

<When operating as an 8-bit pulse width modulator>

Timer A0 register (Addresses 4716, 4616) Timer A1 register (Addresses 4916, 4816) Timer A2 register (Addresses 4B16, 4A16) Timer A3 register (Addresses 4D16, 4C16) Timer A4 register (Addresses 4F16, 4E16) Timer A5 register (Addresses C7₁₆, C6₁₆) Timer A6 register (Addresses C9₁₆, C8₁₆) Timer A7 register (Addresses CB₁₆, CA₁₆) Timer A8 register (Addresses CD₁₆, CC₁₆) Timer A9 register (Addresses CF₁₆, CE₁₆) (b_{15}) (b8) b7 b0 b7

Bit	Function	At reset	R/W	Reference
7 to 0	Any value in the range from "00 ₁₆ " to "FF ₁₆ " can be set. Assuming that the set value = m, the period of the PWM pulse which is output from the TAiouT pin is expressed as follows: $(m + 1) (2^8 - 1) f_i$	Undefined	WO	7-39
15 to 8	Any value in the range from "00 ₁₆ " to "FF ₁₆ " can be set. Assuming that the set value = n, the "H" level width of the PWM pulse which is output from the TAiour pin is expressed as follows: $n(m + 1) = \frac{n(m + 1)}{f_1}$	Undefined	WO	

fi: Frequency of count source


Note: Use the MOVM or STA(STAD) instruction for writing to this register.

Writing to this register must be performed in a unit of 16 bits.

Appendix 2. Control registers

Pulse width modulation (PWM) mode

Timer Ai mode register (i = 0 to 4) (Addresses 56_{16} to $5A_{16}$) Timer Ai mode register (i = 5 to 9) (Addresses $D6_{16}$ to DA_{16})



Bit	Bit name	Function	At reset	R/W	Reference
0	Operating mode select bits	^{b1 b0} 1 1 : PWM mode	0	RW	7-40
1			0	RW	9-12 9-23
2	Fix this bit to "1" in PWM mode.		0	RW	-
3	Trigger select bits	b4 b3 0 0 : 0 1 : (TAin pin functions as a programmable I/O	0	RW	7-43
4		f port pin.) 1 0 : Falling edge of TAiı∖ pin's input signal 1 1 : Rising edge of TAiı∖ pin's input signal	0	RW	
5	16/8-bit PWM mode select bit	0 : 16-bit pulse width modulator 1 : 8-bit pulse width modulator	0	RW	7-44
6	Count source select bits	See Table 7.2.3.	0	RW	7-5
7			0	RW	

Appendix 2. Control registers

Timer B	0 register (Addresses 5116, 5016) 1 register (Addresses 5316, 5216) 2 register (Addresses 5516, 5416)	(b15) b7	(b8) b0	b7 I		b0	
Bit	Fu	unction			At reset	R/W	Reference
15 to 0	These bits have different functions accord	ding to the operating mode.			Undefined	RW	8-3

Note: Reading from or writing to this register must be performed in a unit of 16 bits.

Timer Bi mode register (i = 0 to 2) (Addresses $5B_{16}$ to $5D_{16}$)

Bit Bit name Function At reset R/W Reference 0 0 : Timer mode 0 Operating mode select bits 0 RW 8-4 0 1 : Event counter mode 1 1 0 : Pulse period/Pulse width measurement mode 0 RW 11: Do not select. 0 2 These bits have different functions according to the operating mode. RW 3 0 RW 4 0 RW Undefined RO 5 (Note) 0 6 RW 0 RW 7

Note: Bit 5 is invalid in the timer and event counter modes; its value is undefined at reading.

b7 b6 b5 b4 b3 b2 b1 b0

Appendix 2. Control registers

■ Timer mode

Timer B0 register (Addresses 5116, 5016)	(b15)	(b8)	FO
Timer B1 register (Addresses 5316, 5216)	10	b0_b7	b0
Timer B2 register (Addresses 5516, 5416)		1	

Bit	Function	At reset	R/W	Reference
15 to 0	Any value in the range from " 0000_{16} " to "FFFF ₁₆ " can be set. Assuming that the set value = n, the counter divides the count source frequency by (n + 1). When reading, the register indicates the counter value.	Undefined	RW	8-9

Note: Reading from or writing to this register must be performed in a unit of 16 bits.

Timer Bi mode register (i = 0 to 2) (Addresses $5B_{16}$ to $5D_{16}$)

b7 b6 b5 b4 b3 b2 b1 b0 X X X X 0 0

Bit	Bit name	Function	At reset	R/W	Reference
0	Operating mode select bits	0 0 : Timer mode	0	RW	8-9
1			0	RW	
2	These bits are invalid in timer n	node.	0	RW	
3			0	RW	
4			0	RW	
5	This bit is invalid in timer mode	its value is undefined at reading.	Undefined	RO	
6	Count source select bits	b7 b6 0 0 : f2 0 1 : f16	0	RW	8-7
7		1 0 : f64 1 1 : f512	0	RW	

X : It may be either "0" or "1."

Event counter mode

Timer B	0 register (Addresses 5116, 5016) 1 register (Addresses 5316, 5216) 2 register (Addresses 5516, 5416)	(b15) b7	(b8) b0 b7		b0	
Bit	Functio	on		At reset	R/W	Reference
15 to 0	Any value in the range from " 0000_{16} " to "FFFF Assuming that the set value = n, the counter div When reading, the register indicates the count	ides the count	source frequency by (n + 1).	Undefined	RW	8-14

Note: Reading from or writing to this register must be performed in a unit of 16 bits.

Timer Bi mode register (i = 0 to 2) (Addresses $5B_{16}$ to $5D_{16}$)

b7 b6 b5 b4 b3 b2 b1 b0 X X X X A 0 1

Bit	Bit name	Function	At reset	R/W	Reference
0	Operating mode select bits	0 1 : Event counter mode	0	RW	8-14
1			0	RW	
2	Count polarity select bits	 b3 b2 0 0 : Count at falling edge of external signal 0 1 : Count at rising edge of external signal 	0	RW	
3		1 0 : Count at both falling and rising edges of external signal 1 1 : Do not select. (Note)	0	RW	
4	This bit is invalid in event counter	er mode.	0	RW	
5	This bit is invalid in event counter mode; its value is undefined at reading.		Undefined	RO	
6	These bits are invalid in event c	ounter mode.	0	RW	
7			0	RW	

X : It may be either "0" or "1."

Note: When the timer B2 clock source select bit (bit 6 at address 63₁₆) = "1," be sure to fix these bits to "01²" (count at the rising edge of the external signal).

Appendix 2. Control registers

Pulse period/Pulse width measurement mode

Timer B0 register (Addresses 51 ₁₆ , 50 ₁₆) Timer B1 register (Addresses 53 ₁₆ , 52 ₁₆) Timer B2 register (Addresses 55 ₁₆ , 54 ₁₆)	5	(b15) b7	(b8) b0		b0	
	5					
Bit	Function	on		At reset	R/W	Reference
15 to 0	The measurement result of pulse period or pu	ulse width is read out.		Undefined	RO	8-21

Note: Reading from this register must be performed in a unit of 16 bits.

Timer Bi mode register (i = 0 to 2) (Addresses $5B_{16}$ to $5D_{16}$)

b7 b6 b5 b4 b3 b2 b1 b0

Bit	Bit name	Function	At reset	R/W	Reference
0	Operating mode select bits	1 0 : Pulse period/Pulse width measurement mode	0	RW	8-21
1	-		0	RW	-
2	Measurement mode select bits	 ^{b3 b2} 0 0 : Pulse period measurement (Interval between falling edges of measurement pulse) 0 1 : Pulse period measurement (Interval between rising edges of measurement pulse) 	0	RW	8-23
3		 (Interval between rising edges of measurement pulse) 1 0 : Pulse width measurement (Interval from a falling edge to a rising edge, and from a rising edge to a falling edge of measurement pulse) 1 1 : Do not select. 		RW	_
4	Count-type select bit	0 : Counter clear type 1 : Free-run type	0	RW	-
5	Timer Bi overflow flag (Note)	0 : No overflow 1 : Overflowed	Undefined	RO	8-24
6	Count source select bits	b7 b6 0 0 : f2 0 1 : f16	0	RW	8-7
7		1 0 : f ₆₄ 1 1 : f ₅₁₂	0	RW	

Note: The timer Bi overflow flag is cleared to "0" when a value is written to the timer Bi mode register with the count start bit = "1." This flag cannot be set to "1" by software.

Appendix 2. Control registers

rocess	or mode register 0 (Address 5E		b5 b4 b3 b X	x 0 0]
Bit	Bit name	Function	At reset	R/W	Reference
0	Processor mode bits	0 0 : Single-chip mode 0 1 : Do not select.	0	RW	2-20
1		1 0 : Do not select. 1 1 : Do not select.	0	RW	
2	Any of these bits may be either "0" or "1."			RW	
3			1	RW	
4	Interrupt priority detection time select bits	b5 b4 0 0 : 7 cycles of f _{sys} 0 1 : 4 cycles of f _{sys}	0	RW	6-11
5		1 0 : 2 cycles of f _{sys} 1 1 : Do not select.	0	RW	
6	Software reset bit	The microcomputer is reset by writing "1" to this bit. The value is "0" at reading.	s 0	WO	3-3
7	Fix this bit to "0."		0	RW	

X : It may be either "0" or "1."

Processor mode register 1 (Address 5F₁₆)

b7 b6 b5 b4 b3 b2 b1 b0 0 0 0 0 0 X

Bit	Bit name	Function	At reset	R/W	Reference
0	This bit may be either "0" or "1."		1	RW	
1	Direct page register switch bit	0 : Only DPR0 is used. 1 : DPR0 through DPR3 are used.	0	RW (Note 1)	2-6
6 to 2	Fix these bits to "00000."		0	RW	
7	Internal ROM bus cycle select bit (Note 2)	0:3¢ 1:2¢	0	RW	2-12

X : It may be either "0" or "1."

Notes 1: After reset, this bit is allowed to be changed only once. (During the software execution, be sure not to change this bit's content.)

2: To reprogram the internal flash memory by using the CPU reprogramming mode, clear this bit to "0." (Refer to section "19.2 Flash memory CPU reprogramming mode.")

Appendix 2. Control registers

Watchd	og timer register (Address 60 ₁₆)		b0	
Bit	Function	At reset	R/W	Reference
7 to 0	Initializes the watchdog timer. When dummy data has been written to this register, the watchdog timer's value is initialized to "FFF ₁₆ " (dummy data: 00_{16} to FF ₁₆).	Undefined	_	14-3

Watchd	og timer frequency select regist	ter (Address 6116)	b7 b6 b5 b	04 b3 b2	2 b1 b0	
Bit	Bit name	Function		At reset	R/W	Reference
0	Watchdog timer frequency select bit	0 : Wf ₅₁₂ 1 : Wf ₃₂		0	RW	14-3
5 to 1	Nothing is assigned.			Undefined	_	
6	Watchdog timer clock source select bits at STP termination	^{b7 b6} 0 0 : fX ₃₂ 0 1 : fX ₁₆		0	RW	14-3 15-7
7		1 0 : fX ₁₂₈ 1 1 : fX ₆₄		0	RW	\bigcup

b7 b6 b5 b4 b3 b2 b1 b0

Bit	Bit name	Function	At reset	R/W	Reference
0	STP instruction invalidity select bit	0 : STP instruction is valid. 1 : STP instruction is invalid.	0	RW (Note)	15-4
1	External clcok input select bit	 0 : Oscillation circuit is active. (Oscillator is connected.) Watchdog timer is used at stop mode termination. 1 : Oscillation circuit is inactive. (External clock is input.) When the system clock select bit (bit 5 at address BC₁₆) = "0," watchdog timer is not used at stop mode termination. When the system clock select bit = "1," watchdog timer is used at stop mode termination. 	0	RW (Note)	4-10 15-5 16-4
7 to 2	Fix these bits to "000000."		0	RW	\square

Note: Writing to these bits requires the following procedure:

• Write "55₁₆" to this register. (The bit status does not change only by this writing.)

• Succeedingly, write "0" or "1" to each bit.

Also, use the **MOVMB** (MOVM when m = 1) instruction or **STAB** (STA when m = 1) instruction.

If an interrupt occurs between writing of "55₁₆" and next writing of "0" or "1," latter writing may be ignored. When there is a possibility that an interrupt occurs at the above timing, be sure to read this bit's contents after writing of "0" or "1," and verify whether "0" or "1" has correctly been written or not.

b7	b6	b5	b4	b3	b2	b1	b0	
			0		0			

Particular function select register 1 (Address 63₁₆)

Bit	Bit name	Function	At reset	R/W	Reference
0	STP-instruction-execution status bit	0 : Normal operation. 1 : During execution of STP instruction	(Note 1)	RW (Note 2)	15-6
1	WIT-instruction-execution status bit	0 : Normal operation. 1 : During execution of WIT instruction	(Note 1)	RW (Note 2)	
2	Fix this bit to "0."		0	RW	
3	System clock stop select bit at WIT (Note 3)	0 : In the wait mode, system clock f_{sys} is active. 1 : In the wait mode, system clock f_{sys} is inactive.	0	RW	16-5
4	Fix this bit to "0."		0	RW	
5	The value is "0" at reading.		0		
6	Timer B2 clock source select bit (Valid in event counter mode.) (Note 4)	0 : External signal input to the TB2⊪ pin is counted. 1 : fX₃₂ is counted.	0	RW	8-15
7	The value is "0" at reading.		0	_	\bigtriangledown

Notes 1: At power-on reset, this bit becomes "0." At hardware reset or software reset, this bit retains the value just before reset.

2: Even when "1" is written, the bit status will not change.

3: Setting this bit to "1" must be performed just before execution of the WIT instruction. Also, after the wait state is terminated, this bit must be cleared to "0" immediately.

4: When using timer B2 in the pulse period/pulse width measurement mode, be sure to clear this bit to "0."

Appendix 2. Control registers

Particula	ar function select register 2 (Address 6416)		b0	
Bit	Function	At reset	R/W	Reference
7 to 0	Disables the watchdog timer. When values of " 79_{16} " and " 50_{16} " succeedingly in this order, the watchdog timer wi stop its operation.	Undefined I	i — i	14-4

Note: After reset, this register can be set only once. Writing to this register requires the following procedure:

• Write values of "7916" and "5016" to this register succeedingly in this order.

• For the above writing, be sure to use the **MOVMB** (**MOVM** when m = 1) instruction or the **STAB** (**STA** when m = 1). Note that the following: if an interrupt occurs between writing of "79₁₆" and next writing of "50₁₆," the watchdog timer does not stop its operation.

If any of the following has been performed after reset, writing to this register will be disabled from that time: • If this register is read out.

If writing to this register is performed by the procedure other than the above procedure.

Appendix 2. Control registers

Debug	control register 0 (Address 6616)		b7 b6 b5 b4 b3 b2 0 0 0 0	2 b1 b0	
Bit	Bit name	Function	At reset	R/W	Reference
0	Detect condition select bits (Note 1)	0 0 0 : Do not select. 0 0 1 : Address matching detection 0	(Note 2)	RW	17-3
1		0 1 0 : Address matching detection 1 0 1 1 : Address matching detection 2 1 0 0 : Do not select.	(Note 2)	RW	
2		1 0 1: Out-of-address-area detection 1 1 0: $1 1 1$: \rightarrow Do not select.	(Note 2)	RW	
3	Fix these bits to "00."		(Note 2)	RW	
4			(Note 2)	RW	
5	Detect enable bit	0 : Detection disabled. 1 : Detection enabled.	(Note 2)	RW	
6	Fix this bit to "0."		(Note 2)	RW	
7	The value is "1" at reading.		1	_	\bigcup

Notes 1: These bits are valid when the detect enable bit (bit 5) = "1." Therefore, these bits must be set before or simultaneously with setting of the detect enable bit to "1."

2: At power-on reset, each bit becomes "0"; at hardware reset or software reset, each bit retains the value immediately before reset.

Debug control register 1 (Address 67₁₆)

b7	b6	b5	b4	b3	b2	b1	b0
				1			0

Bit	Bit name	Function	At reset	R/W	Reference
0	Fix this bit to "0."		(Note 1)	RW	17-4
1	The value is "0" at reading.		(Note 1)	RO	-
2	Address compare register access enable bit (Note 2)	0 : Disabled. 1 : Enabled.	0	RW	-
3	Fix this bit to "1" when using the debug function.			RW	-
4	Nothing is assigned.			_	
5	While a debugger is not used, the value is "0" at reading. While a debugger is used, the value is "1" at reading.			RO	-
6	Address-matching-detection 2 decision bit (Valid when the address match- ing detection 2 is selected.)	0 : Matches with the contents of the address compare register 0.1 : Matches with the contents of the address compare register 1.	0	RO	
7	The value is "0" at reading.		0	_	

Notes 1: At power-on reset, each bit becomes "0"; at hardware reset or software reset, each bit retains the value immediately before reset.
 2: Be sure to set this bit to "1" immediately before the access to the address compare registers 0 and 1 (addresses 68₁₆ to 6D₁₆). Then, be sure to clear this bit to "0" immediately after this access.

Appendix 2. Control registers

	s compare register 0 (Addresses 6A16 to 6816) s compare register 1 (Addresses 6D16 to 6B16)	(b23) (b7	(b16) (b b0 b	915) (97	b8) b0_b7	7 b0	
Bit	Function			At	reset	R/W	Reference
23 to 0	The address to be detected (in other words, the start address of instruction	ns) is se	et here	. Uno	lefined	RW	17-5

Note: When accessing these registers, be sure to set the address compare register access enable bit (bit 2 at address 67₁₆) to "1" immediately before this access. Then, be sure to clear this bit to "0" immediately after this access.

 $\frac{\overline{INT_0}, \overline{INT_1}, \overline{INT_2} \text{ interrupt control registers (Addresses 7D_{16}, 7E_{16}, 7F_{16})}{\overline{INT_3}, \overline{INT_4} \text{ interrupt control registers (Addresses 6E_{16}, 6F_{16})}{\overline{INT_5}, \overline{INT_6}, \overline{INT_7} \text{ interrupt control registers (Addresses FD_{16}, FE_{16}, FF_{16})}$

b7 b6 b5 b4 b3 b2 b1 b0

Bit	Bit name	Function	At reset	R/W	Reference	
0	Interrupt priority level select bits	^{b2 b1 b0} 0 0 0 : Level 0 (Interrupt disabled) 0 0 1 : Level 1	0	RW	6-7	
1		0 1 0 : Level 2 0 1 1 : Level 3 1 0 0 : Level 4	0	RW		
2		1 0 1 : Level 5 1 1 0 : Level 6 1 1 1 : Level 7	0	RW		
3	Interrupt request bit (Note 1)	0 : No interrupt requested 1 : Interrupt requested	0	RW (Note 2)		
4	Polarity select bit	 0 : The interrupt request bit is set to "1" at "H" level when level sense is selected; this bit is set to "1" at falling edge when edge sense is selected. 1 : The interrupt request bit is set to "1" at "L" level when level sense is selected; this bit is set to "1" at rising edge when edge sense is selected. 	_	RW	6-17	
5	Level sense/Edge sense select bit	0 : Edge sense 1 : Level sense	0	RW		
7, 6	Nothing is assigned.		Undefined	_		

Notes 1: The interrupt request bits of INT₀ to INT₀ interrupts are invalid when the level sense is selected.
 2: When writing to this bit, use the MOVM (MOVMB) or STA (STAB, STAD) instruction.

A-D conversion, UART0 and 1 transmit, UART0 and 1 receive, timers A0 to A4, timers B0 to B2 interrupt control registers (Addresses 70₁₆ to 7C₁₆) UART2 transmit, UART2 receive interrupt control registers (Addresses F1₁₆, F2₁₆)

UAR 12 transmit, UAR 12 receive interrupt control registers (Addresses F116, F216)

Timers A5 to A9 interrupt control registers (Addresses F5₁₆ to F9₁₆) b7 b6 b5 b4 b3 b2 b1 b0

		_			
Bit	Bit name	Function	At reset	R/W	Reference
0	Interrupt priority level select bits	^{b2 b1b0} 0 0 0 : Level 0 (Interrupt disabled) 0 0 1 : Level 1	0	RW	6-7 Timer Ai
1		0 1 0 : Level 2 0 1 1 : Level 3 1 0 0 : Level 4	0	RW Tin	7-8 Timer Bi 8-5
2		1 0 1 : Level 5 1 1 0 : Level 6 1 1 1 : Level 7	0	RW	UART0 UART1
3	Interrupt request bit	0 : No interrupt requested 1 : Interrupt requested	0 (Note 1)	RW (Note 2)	
7 to 4	Nothing is assigned.		Undefined	—	A-D 12-14

Notes 1: The A-D conversion interrupt request bit is undefined after reset.

2: When writing to this bit, use the MOVM (MOVMB) or STA (STAB, STAD) instruction.

Appendix 2. Control registers

Externa	al interrupt input read register (Address 9516)	b7	b6	b5	b4	b3	b2	b1	b0	
Bit	Bit name	Function				At	res	et	R/	W	Reference
0	INT ₀ read out bit	The input level at the corresponding pin is	read	out	t.	Un	defin	ed	R	С	6-17
1	INT ₁ read out bit					Un	defin	ed	R	С	
2	INT ₂ read out bit	1 : "H" level				Un	defin	ed	R	С	
3	INT₃ read out bit					Un	defin	ed	R	C	
4	INT ₄ read out bit					Un	defin	ed	R	С	
5	INT₅ read out bit]				Un	defin	ed	R	C	
6	INT ₆ read out bit					Un	defin	ed	R	ว	
7	INT ₇ read out bit					Un	defin	ed	R	С	

b0

Appendix 2. Control registers

D-A cor	ntrol register (Address 9616)	b7 b6 b5	b4 b3 b2	2 b1 b0	
Bit	Bit name	Function	At reset	R/W	Reference
0	D-A₀ output enable bit	0: Output is disabled. 1: Output is enabled. (Notes 1, 2)	0	RW	13-3
1	D-A1 output enable bit	0: Output is disabled. 1: Output is enabled. (Notes 1, 2)	0	RW	
7 to 2	Nothing is assigned.		Undefined	_	

Notes 1: Pin DA is multiplexed with an analog input pin or serial input/output pin. When a D-A output enable bit = "1" (in other words, output is enabled.), however, the corresponding pin cannot function as any other multiplexed input/output pin (including a programmable I/O port pin).

2: When not using the D-A converter, be sure to clear this bit to "0."

Flash memory control register (Address 9E16)

Bit	Function	At reset	R/W	Reference
7 to 0	Any value in the range from 00 ₁₆ through FF ₁₆ can be set (Note), and this value will be D-A converted and will be output.	0	RW	13-3

Note: When not using the D-A converter, be sure to clear the contents of these bits to "0016."

Bit name	Function	At reset	R/W	Referenc
RY/ B Y status bit	 0 : BUSY (Automatic programming or erase operation is active.) 1 : READY (Automatic programming or erase operation has been completed.) 	1	RO	19-10 19-11
CPU reprogramming mode select bit	0 : Flash memory CPU reprogramming mode is invalid. 1 : Flash memory CPU reprogramming mode is valid.	0	RW (Notes 1, 2)	
The value is "0" at reading.		0	—	
Flash memory reset bit (Note 3)			RW (Note 4)	
The value is "0" at reading.		0	—	
User ROM area select bit (Valid in boot mode) (Note 5)	0 : Access to boot ROM area 1 : Access to user ROM area	0	RW (Note 2)	
The value is "0" at reading.		0	—	
	RY/BY status bit CPU reprogramming mode select bit The value is "0" at reading. Flash memory reset bit (Note 3) The value is "0" at reading. User ROM area select bit (Valid in boot mode) (Note 5)	RY/BY status bit 0 : BUSY (Automatic programming or erase operation is active.) 1 : READY (Automatic programming or erase operation has been completed.) CPU reprogramming mode select bit 0 : Flash memory CPU reprogramming mode is invalid. The value is "0" at reading. 0 : Flash memory CPU reprogramming mode is valid. Flash memory reset bit (Note 3) Writing "1" into this bit discontinues the access to the internal flash memory. This causes the built-in flash memory circuit being reset. The value is "0" at reading. User ROM area select bit (Note 5) 0 : Access to boot ROM area (Valid in boot mode) (Note 5) 0 : Access to user ROM area	RY/BY status bit0 : BUSY (Automatic programming or erase operation is active.) 1 : READY (Automatic programming or erase operation has been completed.)1CPU reprogramming mode select bit (PU reprogramming mode select bit 1 : Flash memory CPU reprogramming mode is invalid. 1 : Flash memory CPU reprogramming mode is valid.0The value is "0" at reading.0Flash memory reset bit (Note 3) (Note 3)Writing "1" into this bit discontinues the access to the internal flash memory. This causes the built-in flash memory circuit being reset.0The value is "0" at reading.0User ROM area select bit (Valid in boot mode) (Note 5)0 : Access to boot ROM area 1 : Access to user ROM area0	RY/BY status bit0 : BUSY (Automatic programming or erase operation is active.) 1 : READY (Automatic programming or erase operation has been completed.)1ROCPU reprogramming mode select bit (Notes 1, 2)0 : Flash memory CPU reprogramming mode is invalid. 1 : Flash memory CPU reprogramming mode is valid.0RW (Notes 1, 2)The value is "0" at reading.0Flash memory reset bit (Note 3) (Note 3)Writing "1" into this bit discontinues the access to the internal flash memory. This causes the built-in flash memory circuit being reset.0The value is "0" at reading.0User ROM area select bit

Notes 1: In order to set this bit to "1," write "0" followed with "1" successively; while in order to clear this bit "0," write "0."

2: Writing to this bit must be performed in an area other than the internal flash memory.

3: This bit is valid when the CPU reprogramming mode select bit (bit 1) = "1": on the other hand, when the CPU reprogramming mode select bit = "0," be sure to fix this bit to "0." Rewriting of this bit must be performed with the CPU reprogramming mode select bit = "1."

4: After writing of "1" to this bit, be sure to confirm the RY/BY status bit (bit 0) becomes "1"; and then, write "0" to this bit.

5: When MD1 = Vss level, this bit is invalid. (It may be either "0" or "1.")

b7 b6 b5 b4 b3 b2 b1 b0

b7

Appendix 2. Control registers

Pulse output control register (Address A0₁₆)

b7	b6	b5	b4	b3	b2	b1	b0

Bit	Bit name	Function	At reset	R/W	Reference
0	Waveform output select bits	See Table 9.3.1.	0	RW	9-17 9-18
1	(Note)		0	RW	
2			0	RW	
3	Pulse output mode select bit	0 : Pulse mode 0 1 : Pulse mode 1	0	RW	_
4	Pulse width modulation timer	See Table 9.3.2.	0	RW	
5	select bits		0	RW	-
6	Waveform output control bit 0	 When pulse mode 0 is selected, 0: RTP3₀ to RTP3₀: pulse outputs are disabled. 1: RTP3₀ to RTP3₀: pulse outputs are enabled. When pulse mode 1 is selected, 0: RTP3₂, RTP3₀: pulse outputs are disabled. 1: RTP3₂, RTP3₀: pulse outputs are enabled. 	0	RW	_
7	Waveform output control bit 1	 When pulse mode 0 is selected, 0 : RTP20 to RTP23: pulse outputs are disabled. 1 : RTP20 to RTP23: pulse outputs are enabled. When pulse mode 1 is selected, 0 : RTP20 to RTP23, RTP30, RTP31: pulse outputs are disabled. 1 : RTP20 to RTP23, RTP30, RTP31: pulse outputs are enabled. 	0	RW	


Note: When not using pulse output port 1, be sure to fix these bits to "0002."

Appendix 2. Control registers

Pulse	output data register 0 (Address	A2 ₁₆)	b4 b3 b2	2 b1 b0	
Bit	Bit name	Function	At reset	R/W	Reference
0	RTP2opulse output data bit	0 : "L" level output	0	RW	9-20
1	RTP21 pulse output data bit	1 : "H" level output	0	RW	
2	RTP22 pulse output data bit		0	RW	
3	RTP2₃pulse output data bit		0	RW	
4	RTP3 ₀ pulse output data bit (Valid in pulse mode 1) (Note)		0	RW	
5	RTP31 pulse output data bit (Valid in pulse mode 1) (Note)	-	0	RW	
7,6	Pulse output trigger select bits	 ^{b7 b6} 0 0 : Underflow of timer A5 0 1 : Falling edge of input signal to pin RTP_{TRG1} 1 0 : Rising edge of input signal to pin RTP_{TRG1} 1 1 : Both falling and rising edges of input signal to pin RTP_{TRG1} 	0	RW	

Note: This bit is invalid in pulse mode 0.

Pulse output data register 1 (Address A4₁₆)



Bit	Bit name	Function	At reset	R/W	Reference
0	Pulse width modulation enable bit 0	0 : No pulse width modulation by timer A6 1 : Pulse width modulation by timer A6	0	RW	9-20
1	Pulse width modulation enable bit 1	0 : No pulse width modulation by timer A7 1 : Pulse width modulation by timer A7	0	RW	
2	Pulse width modulation enable bit 2	0 : No pulse width modulation by timer A9 1 : Pulse width modulation by timer A9	0	RW	
3	Pulse output polarity select bit	0 : Positive 1 : Negative	0	RW	
4	RTP3 ⁰ pulse output data bit (Valid in pulse mode 0) (Note)	0 : "L" level output 1 : "H" level output	0	RW	
5	RTP31 pulse output data bit (Valid in pulse mode 0) (Note)		0	RW	-
6	RTP32 pulse output data bit		0	RW	
7	RTP3₃ pulse output data bit		0	RW	

Note: This bit is invalid in pulse mode 1.

Appendix 2. Control registers

Waveform output mode register (Address A616)

■ Three-phase waveform mode

Waveform output mode register (Address A6₁₆)

b7	b6	b5	b4	b3	b2	b1	b0
		х			1	0	0

b7 b6 b5 b4 b3 b2 b1 b0

Bit	Bit name	Bit name Function		R/W	Refe
0	Waveform output select bits	^{b2 b1 b0} 1 0 0 : Three-phase waveform mode	0	RW	10
1	(Note 1)		0	RW	
2			0	RW	_
3	Three-phase output polarity set buffer (Valid in three-phase mode 1) (Note 2)	0 : "H" output 1 : "L" output	0	RW	
4	Three-phase mode select bit	0 : Three-phase mode 0 1 : Three-phase mode 1	0	RW	
5	Invalid in the three-phase waveform m	node.	0	RW	_
6	Dead-time timer trigger select bit (Note 3)	 0: Both falling and rising edges of one-shot pulse for timers A0 to A2 1: Only the falling edge of one-shot pulse for timers A0 to A2 	0	RW	
7	Waveform output control bit	0 : Waveform output disabled 1 : Waveform output enabled	0	RW	

X: It may be either "0" or "1."

Notes 1: When not using pulse output port 0 and three-phase waveform mode, be sure to fix these bits to "0002."

2: This bit is invalid in three-phase mode 0.

3: When the saw-tooth-wave modulation output is performed, be sure to fix this bit to "0."

4: Writing to any of bits 0 to 6 must be performed while counting for timers A0 to A3 halts.

Pulse output mode (Pulse output port 0)

Waveform output mode register (Address A6₁₆)

		· · · · · · · · · · · · · · · · · · ·			
Bit	Bit name	Function	At reset	R/W	Reference
0	Waveform output select bits	See Table 9.2.1.	0	RW	9-6 9-7
1	(Note)		0	RW	
2	-		0	RW	
3	Pulse output mode select bit	0 : Pulse mode 0 1 : Pulse mode 1	0	RW	-
4	Pulse width modulation timer	See Table 9.2.2.	0	RW	
5	select bits		0	RW	-
6	Waveform output control bit 0	When pulse mode 0 is selected, 0: RTP1₀ to RTP1₃: pulse outputs are disabled. 1: RTP1₀ to RTP1₃: pulse outputs are enabled. When pulse mode 1 is selected, 0: RTP1₂, RTP1₃: pulse outputs are disabled. 1: RTP1₂, RTP1₃: pulse outputs are enabled.	0	RW	_
7	Waveform output control bit 1	 When pulse mode 0 is selected, 0 : RTP0₀ to RTP0₃: pulse outputs are disabled. 1 : RTP0₀ to RTP0₃: pulse outputs are enabled. When pulse mode 1 is selected, 0 : RTP0₀ to RTP0₃, RTP1₀, RTP1₁: pulse outputs are disabled. 1 : RTP0₀ to RTP0₃, RTP1₀, RTP1₁: pulse outputs are enabled. 	0	RW	

Note: When not using pulse output port 0 and three-phase waveform mode, be sure to fix these bits to "0002."

Appendix 2. Control registers

Dead-ti	me timer (Address A7 ₁₆)	b7		b0	
Bit	Function		At reset	R/W	Reference
7 to 0	A value in the range from "0016" to "FF16" can be set.		Undefined	WO	10-7

Note: Use the MOVMB (MOVM when m = 1) or STAB (STA when m = 1) instruction for writing to this register.


Additionally, make sure writing to this register does not overlap with a trigger-occurrence timing of the dead-time timer.

Appendix 2. Control registers

Three-phase output data register 0 (Address A816)

■ Three-phase waveform mode

Three-phase output data register 0 (Address A8₁₆)



Bit	Bit name	Function	At reset	R/W	Reference
0	W-phase output fix bit	0 : Released from output fixation 1 : Output fixed	0	RW	10-9
1	V-phase output fix bit	0 : Released from output fixation 1 : Output fixed	0 RW		-
2	U-phase output fix bit	0 : Released from output fixation 1 : Output fixed		RW	
3	W-phase output polarity set buffer (Valid in three-phase mode 0.) (Note)	0 : "H" output 1 : "L" output	0	RW	-
5, 4	Invalid in the three-phase wavefo	rm mode.	0	RW	-
6	Clock-source-of-dead-time-timer	^{b7 b6} 0 0 : f ₂ 0 1 : f ₂ /2		RW	
7		1 0 : f ₂ /4 1 1 : Do not select.	0	RW	

X: It may be either "0" or "1."

Note: This bit is invalid in three-phase mode 1.

Pulse output port mode (Pluse output port 0)

Three-phase output data register 0 (Address A816)

b7 b6 b5 b4 b3 b2 b1 b0

Bit	Bit name	Function	At reset	R/W	Reference
0	RTP0 ₀ pulse output data bit	0 : "L" level output	0	RW	9-9
1	RTP01 pulse output data bit	1 : "H" level output	0	RW	-
2	RTP02 pulse output data bit		0	RW	-
3	RTP0₃ pulse output data bit		0	RW	-
4	RTP1 ₀ pulse output data bit (Valid in pulse mode 1.) (Note)		0	RW	_
5	RTP1₁ pulse output data bit (Valid in pulse mode 1.) (Note)		0	RW	-
7, 6	Pulse output trigger select bits	 b7 b6 0 0 : Underflow of timer A0 0 1 : Falling edge of input signal to pin RTPTRG0 1 0 : Rising edge of input signal to pin RTPTRG0 1 1 : Both falling and rising edges of input signal to pin RTPTRG0 	0	RW	

Note: This bit is invalid in pulse mode 0.

Appendix 2. Control registers

b7 b6 b5 b4 b3 b2 b1 b0

Three-phase output data register 1 (Address A9₁₆)

■ Three-phase waveform mode

Three-phase output data register 1 (Address A9₁₆)

_	b7	b6	b5	b4	b3	b2	b1	b0
ſ	Х	Х			Х			

Bit	Bit name	Function	At reset	R/W	Reference	
0	W-phase fixed output's polarity set bit (Note 1)	0 : "H" output fixed 1 : "L" output fixed	0	0 RW ¹		
1	V-phase fixed output's polarity set bit (Note 2)	0 : "H" output fixed 1 : "L" output fixed	0	RW		
2	U-phase fixed output's polarity set bit (Note 3)	0 : "H" output fixed 1 : "L" output fixed	0	RW		
3	Invalid in the three-phase wavefo	0	RW			
4	V-phase output polarity set buffer (in three-phase mode 0)			RW		
	Interrupt request interval set bit (in three-phase mode 1)	0 : Every second time 1 : Every forth time				
5	U-phase output polarity set buffer (in three-phase mode 0)	0 : "H" output 1 : "L" output	0	RW		
	Interrupt validity output select bit (in three-phase mode 1)	 0 : An interrupt request occurs at each even-number- ed underflow of timer A3 1 : An interrupt request occurs at each odd-number- ed underflow of timer A3 				
7, 6	Invalid in the three-phase wavefo	rm mode.	0	RW		

X: It may be either "0" or "1."

Notes 1: Valid when the W-phase output fix bit (bit 0 at address A8₁₆) = "1." Be sure not to change the value during output of a fixed value.

2: Valid when the V-phase output fix bit (bit 1 at address A8₁₆) = "1." Be sure not to change the value during output of a fixed value.

3: Valid when the U-phase output fix bit (bit 2 at address A8₁₆) = "1." Be sure not to change the value during output of a fixed value.

Pulse output port mode (Pulse output port 0)

Three-phase output data register 1 (Address A9₁₆)

Bit	Bit name	Function	At reset	R/W	Reference		
0	Pulse width modulation enable bit 0	0 : No pulse width modulation by timer A1 1 : Pulse width modulation by timer A1	0	RW	9-9		
1	Pulse width modulation enable bit 1	0 : No pulse width modulation by timer A2 1 : Pulse width modulation by timer A2	0	RW			
2	Pulse width modulation enable bit 2	0 : No pulse width modulation by timer A4 1 : Pulse width modulation by timer A4	0	RW			
3	Pulse output polarity select bit	0 : Positive 1 : Negative	0	RW	-		
4	RTP1 ₀ pulse output data bit (Valid in pulse mode 0) (Note)	0 : "L" level output 1 : "H" level output	0	RW			
5	RTP11 pulse output data bit (Valid in pulse mode 0) (Note)		0	RW	-		
6	RTP12 pulse output data bit		0	RW			
7	RTP13 pulse output data bit		0	RW			

Note: This bit is invalid in pulse mode 1.

Appendix 2. Control registers

Position-data-retain function control register (Address AA₁₆)

b7	b6	b5	b4	b3	b2	b1	b0

Bit	Bit name	Function	At reset	R/W	Reference
0	W-phase position data retain bit	Input level at pin IDW is read out. 0 : "L" level 1 : "H" level	0	RO ¹⁰⁻¹²	
1	V-phase position data retain bit	Input level at pin IDV is read out. 0 : "L" level 1 : "H" level	0	RO	-
2	U-phase position data retain bit	Input level at pin IDU is read out. 0 : "L" level 1 : "H" level	0	RO	-
3	Retain-trigger polarity select bit	0 : Falling edge of positive phase 1 : Rising edge of positive phase	0	RW	
7 to 4	Nothing is assigned.		Undefined	_	

Note: This register is valid only in the three-phase mode.

Serial I	Serial I/O pin control register (Address AC ₁₆)				b1 b0	
Bit	Bit name	Function		At reset	R/W	Reference
0	CTS ₀ /RTS ₀ separate select bit (Note)	$0 : \overline{CTS_0/RTS_0}$ are used together. 1 : $\overline{CTS_0/RTS_0}$ are separated.		0	RW	11-17 11-18
1	CTS ₁ /RTS ₁ separate select bit (Note)	0 : <u>CTS₁/RTS₁</u> are used together. 1 : CTS ₁ /RTS ₁ are separated.		0	RW	
2	TxD₀/P1₃ switch bit	0 : Functions as TxD ₀ . 1 : Functions as P1 ₃ .		0	RW	
3	TxD ₁ /P1 ₇ switch bit	0 : Functions as TxD1. 1 : Functions as P17.		0	RW	
4	CTS ₂ /RTS ₂ separate select bit (Note)	0 : $\overline{CTS_2}/\overline{RTS_2}$ are used together. 1 : $\overline{CTS_2}/\overline{RTS_2}$ are separated.		0	RW	
5	TxD2/P83 switch bit	0 : Functions as TxD ₂ . 1 : Functions as P8 ₃ .		0	RW	
7, 6	The value is "00" at reading.			0		

Note: Valid when the $\overline{\text{CTS}}/\overline{\text{RTS}}$ enable bit (bit 4 at addresses 34₁₆, 3C₁₆, and B4₁₆) is "0."

Downloaded from Elcodis.com electronic components distributor

Appendix 2. Control registers

b7 b6 b5 b4 b3 b2 b1 b0

0

Port P2 pin function control register (Address AE₁₆)

Bit	Bit name	Function	At reset	R/W	Reference
0	Pin TB0 _№ select bit	0 : Allocate pin TB0 _{IN} to P5₅. 1 : Allocate pin TB0 _{IN} to P2₄.	0	RW	8-6
1	Pin TB1 _{IN} select bit	0 : Allocate pin TB1⊪ to P5₀. 1 : Allocate pin TB1⊪ to P2₅.	0	RW	
2	Pin TB2 _{IN} select bit	0 : Allocate pin TB2 _{IN} to P5 ₇ . 1 : Allocate pin TB2 _{IN} to P2 ₆ .	0	RW	
6 to 3	Nothing is assigned.		Undefined	_	
7	Fix this bit to "0."		0	RW	

Appendix 2. Control registers

Clock control register 0 (Address BC ₁₆)					
Bit	Bit name	Function	At reset	R/W	Reference
0	Fix this bit to "1."		1	RW	4-6 4-7
1	PLL circuit operation enable bit (Note 1)	 0 : PLL frequency multiplier is inactive, and pin V_{CONT} is invalid. (Floating) 1 : PLL frequency multiplier is active, and pin V_{CONT} is valid. 	1	RW	4-7
2	PLL multiplication ratio select bits (Note 2)	^{b3 b2} 0 0 : Do not select. 0 1 : X 2	1	RW	
3	(1002)	10:X3 11:X4	0	RW	
4	Fix this bit to "1."		1	RW	
5	System clock select bit (Note 3)	0 : fXIN 1 : fpll	0	RW	
6	Peripheral device's clock select bit 0	See Table 4.2.2.	0	RW	
7	Peripheral device's clock select bit 1		0	RW	\bigcup

Notes 1: Clear this bit to "0" if the PLL frequency multiplier needs not to be active.

In the stop and flash memory parallel I/O modes, the PLL frequency multiplier is inactive and pin VCONT is invalid regardless of the contents of this bit.

2: Rewriting of these bits must be performed simultaneously with clearance of the system clock select bit (bit 5) to "0." Then, set bit 5 to "1" 2 ms after the rewriting of these bits. (After reset, these bits are allowed to be changed only once.)

3: Clearance of the PLL circuit operation enable bit (bit 1) to "0" clears the system clock select bit to "0." Also, while the PLL circuit operation enable bit = "0," nothing can be written to the system clock select bit. (Fixed to be "0.") Before setting of the system clock select bit to "1" after reset, it is necessary to insert an interval of 2 ms after the stabilization of $f(X_{IN})$.

Appendix 2. Control registers

Timer A	01 register (Addresses D116, D016) 11 register (Addresses D316, D216) 21 register (Addresses D516, D416)	((b15) b7	(b8 b0) b7		b0]	
Bit		Function				At reset	R/\//	Reference	١

DI	T uncuon	ALTESEL	R/VV	Relefence
15 to 0	Any value in the range from 0000_{16} to FFFF ₁₆ can be set. Assuming that the set value = n, the "H" level width of the one-shot pulse is expressed as follows: n/f _i .	Undefined	WO	10-13


fi: Frequency of a count source

Notes 1: Use the MOVM or STA (STAD) instruction for writing to this register. Additionally, make sure writing to this register must be performed in a unit of 16 bits.

2: This register is valid only in three-phase mode 1 of the three-phase waveform mode.

Appendix 2. Control registers

Comparator function select register 0 (Address DC16)



Bit	Bit name	Function	At reset	R/W	Reference
0	AN ₀ pin comparator function select bit	0 : The comparator function is not selected.	0	RW	12-12
1	AN1 pin comparator function select bit	1 : The comparator function is selected.	0	RW	
2	AN2 pin comparator function select bit		0	RW	
3	AN₃ pin comparator function select bit		0	RW	-
4	AN4 pin comparator function select bit		0	RW	
5	AN₅ pin comparator function select bit		0	RW	
6	AN6 pin comparator function select bit		0	RW	
7	AN7 pin comparator function select bit		0	RW	

Note: Writing to comparator function select register 0 must be performed while the A-D converter halts.

Comparator function select register 1 (Address DD₁₆)

b7 b6 b5 b4 b3 b2 b1 b0 0

Bit	Bit name	Function	At reset	R/W	Reference
0	AN ₈ pin comparator function select bit		0	RW	12-12
1	AN9 pin comparator function select bit	1 : The comparator function is selected.	0	RW	
2	AN10 pin comparator function select bit		0	RW	
3	AN11 pin comparator function select bit		0	RW	
7 to 4	Fix these bits to "0000."		0	RW	IJ

Note: Writing to comparator function select register 1 must be performed while the A-D converter halts.

Appendix 2. Control registers

b7 b6 b5 b4 b3 b2 b1 b0

Comparator result register 0 (Address DE₁₆)

Bit	Bit name	Function	At reset	R/W	Referenc
0	AN₀ pin comparator result bit	0 : The set value > The input level at pin AN	0	RW	12-12
1	AN1 pin comparator result bit	1 : The set value < The input level at pin AN	0	RW	
2	AN2 pin comparator result bit		0	RW	
3	AN₃ pin comparator result bit		0	RW	
4	AN4 pin comparator result bit		0	RW	
5	AN₅ pin comparator result bit		0	RW	
6	AN ₆ pin comparator result bit		0	RW	
7	AN7 pin comparator result bit		0	RW	

Note: Writing to comparator result register 0 must be performed while the A-D converter halts.

Comparator result register 1 (Address DF₁₆)


b7 b6 b5 b4 b3 b2 b1 b0 0

Bit	Bit name	Function	At reset	R/W	Reference
0	AN ₈ pin comparator result bit	0 : The set value > The input level at pin AN	0	RW	12-12
1	AN ₉ pin comparator result bit	1 : The set value < The input level at pin AN	0	RW	
2	AN10 pin comparator result bit	*	0	RW	
3	AN11 pin comparator result bit	*	0	RW	
7 to 4	Fix these bits to "0000."		0	RW	

Note: Writing to comparator result register 1 must be performed while the A-D converter halts.

Appendix 3. Package outline

Appendix 3. Package outline



64P6N-A

Plastic 64pin 14×14mm body QFP EIAJ Package Code QFP64-P-1414-0.80 Weight(g) 1.11 JEDEC Code Lead Material MD Alloy 42 Φ HD D ₿ (49) 64) b2 <u>AAAAAAAAAAAAAAAAA</u> 1 12 . Π \bigcirc Recommended Mount Pad **Dimension in Millimeters** Symbol Min Nom Max 뿐 ш А 3.05 0.1 A1 0.2 0 2.8 0.35 A₂ 0.3 0.45 b 16 ⊞33 С 0.13 0.15 0.2 D 13.8 14.0 14.2 Е 13.8 14.0 14.2 A е 0.8 (17) 32 L1 HD 16.5 16.8 17.1 HE 16.5 16.8 17.1 L 0.4 0.6 0.8 L1 1.4 R 0.2 х C 0.1 y F 0° θ 10° е <u>b</u>⊕ x @ Ą b2 _ 0.5 _ 12 1.3 _ ___ У MD 14.6 _ Detail F _ ME

14.6

Appendix 4. Examples of handling unused pins

When unusing an I/O pin, some handling is necessary for this pin. Examples of handling unused pins are described below.

The following are just examples. In actual use, the user shall modify them according to the user's application and properly evaluate their performance.

Table 1 Example of handling unused pins

Pin name	Handling example
P1, P2, P5 to P8	Set these pins to the input mode and connect each
	pin to Vcc or Vss via a resistor; or set these pins to
	the output mode and leave them open (Note 1).
P4OUTcut/INTo, P6OUTcut/INT4	Connect this pin to Vcc via a resistor.
	Select a falling edge for pins $\overline{INT_0}$ and $\overline{INT_4}$.
Xout (Note 2), Vcont (Note 3)	Leave these pins open.
AVcc	Connect this pin to Vcc.
AVss, Vref	Connect these pins to Vss.

Notes 1: When leaving these pins open after they have been set to the output mode, note the following: these port pins are placed in the input mode from reset until they are switched to the output mode by software. Therefore, voltage levels of these pins are undefined and the power source current may increase while these port pins are placed in the input mode.

Software reliability can be enhanced by setting the contents of the above ports' direction registers periodically. This is because these contents may be changed by noise, a program runaway which occurs owing to noise, etc.

For unused pins, use the shortest possible wiring (within 20 mm from the microcomputer's pins). **2:** This applies when a clock externally generated is input to pin XIN.

3: Be sure that the PLL circuit operation enable bit (bit 1 at address BC₁₆) = "0."




Fig. 1 Example of handling unused pins

Appendix 5. Hexadecimal instruction code table

Appendix 5. Hexadecimal instruction code table

INSTRUCTION CODE TABLE 0

	3–D0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
	decimal notation	0	1	2	3	4	5	6	7	8	9	А	В	С	D	Е	F
0000	0	BRK IMP	Table 1	LDX DIR	ASL A	SEC IMP	SEI IMP		LDX ABS	LDAB A,(DIR),Y	LDAB A,L(DIR),Y	LDAB A,DIR	LDAB A,DIR,X	LDAB A,ABL	LDAB A,ABL,X	LDAB A,ABS	LDAB A,ABS,X
0001	1	BPL REL	Table 2	LDY DIR	ROL A	CLC IMP	CLI IMP	LDA A,IMM	LDY ABS	LDA A,(DIR),Y	LDA A,L(DIR),Y	LDA A,DIR	LDA A,DIR,X	LDA A,ABL	LDA A,ABL,X	LDA A,ABS	LDA A,ABS,X
0010	2	BRA REL	Table 3	CPX DIR	ANDB A,IMM	NEG A	SEM IMP	ADD A,IMM	LDXB IMM	LDAB A,IMM	ADDB A,IMM	ADD A,DIR	ADD A,DIR,X	LDAD E,IMM	ADDD E,IMM	ADD A,ABS	ADD A,ABS,X
0011	3	BMI REL	Table 4	CPY DIR	EORB A,IMM	EXTZ A	EXTS A	SUB A,IMM	LDYB IMM	CMPB A,IMM	SUBB A,IMM	SUB A,DIR	SUB A,DIR,X	CMPD E,IMM	SUBD E,IMM	SUB A,ABS	SUB A,ABS,X
0100	4	BGTU REL	Table 5	BBSB DIR,b,REL	LSR A	CLRB A	CLM IMP	CMP A,IMM	BBSB ABS,b,REL	MOVMB DIR/DIR		CMP A,DIR	CMP A,DIR,X	MOVMB DIR/ABS	MOVMB DIR/ABS,X	CMP A,ABS	CMP A,ABS,X
0101	5	BVC REL	Table 6	BBCB DIR,b,REL	ROR A	CLR A	XAB IMP	ORA A,IMM	BBCB ABS,b,REL	MOVM DIR/DIR		ORA A,DIR	ORA A,DIR,X	MOVM DIR/ABS	MOVM DIR/ABS,X	ORA A,ABS	ORA A,ABS,X
0110	6	BLEU REL	Table 7	CBEQB DIR/IMM,REL	ORAB A,IMM	ASR A	CLV IMP	AND A,IMM	PUL STK	MOVMB ABS/DIR	MOVMB ABS/DIR,X	AND A,DIR	AND A,DIR,X	MOVMB ABS/ABS		AND A,ABS	AND A,ABS,X
0111	7	BVS REL	Table 8	CBNEB DIR/IMM,REL		NOP IMP		EOR A,IMM	PLD n /RTLD n /RTSD n STK	MOVM ABS/DIR	MOVM ABS/DIR,X	EOR A,DIR	EOR A,DIR,X	MOVM ABS/ABS		EOR A,ABS	EOR A,ABS,X
1000	8	BGT REL	Table 9	INC DIR	PHD STK	RTS IMP	PHA STK	MOVM DIR/IMM	INC ABS	LDAD E,(DIR),Y	LDAD E,L(DIR),Y	LDAD E,DIR	LDAD E,DIR,X	LDAD E,ABL	LDAD E,ABL,X	LDAD E,ABS	LDAD E,ABS,X
1001	9	BCC REL	Table 10	DEC DIR	PLD STK	RTL IMP	PLA STK	MOVM ABS/IMM	DEC ABS	CLP IMM	SEP IMM	ADDD E,DIR	ADDD E,DIR,X	JMP ABS	JSR ABS	ADDD E,ABS	ADDD E,ABS,X
1010	А	BLE REL	Table 11	CBEQB A/IMM,REL	INC A	TXA IMP	PHP STK	CBEQ A/IMM,REL	BRAL REL	PSH STK	MOVMB DIR/IMM	SUBD E,DIR	SUBD E,DIR,X	JMPL ABL	JSRL ABL	SUBD E,ABS	SUBD E,ABS,X
1011	в	BCS REL	Table 12	CBNEB A/IMM,REL	DEC A	TYA IMP	PLP STK	CBNE A/IMM,REL		LDD n /PHD n /PHLD n STK/IMM	MOVMB ABS/IMM	CMPD E,DIR	CMPD E,DIR,X	JMP (ABS,X)	JSR (ABS,X)	CMPD E,ABS	CMPD E,ABS,X
1100	С	BGE REL	Table 13	CLRMB DIR	INX IMP	TAX IMP	PHX STK	LDX IMM	CLRMB ABS	STAB A,(DIR),Y	STAB A,L(DIR),Y	STAB A,DIR	STAB A,DIR,X	STAB A,ABL	STAB A,ABL,X	STAB A,ABS	STAB A,ABS,X
1101	D	BNE REL	Table 14	CLRM DIR	INY IMP	TAY IMP	PLX STK	LDY IMM	CLRM ABS	STA A,(DIR),Y	STA A,L(DIR),Y	STA A,DIR	STA A,DIR,X	STA A,ABL	STA A,ABL,X	STA A,ABS	STA A,ABS,X
1110	Е	BLT REL	ABS A	STX DIR	DEX IMP	CLRX IMP	PHY STK	CPX IMM	STX ABS	STAD E,(DIR),Y	STAD E,L(DIR),Y	STAD E,DIR	STAD E,DIR,X	STAD E,ABL	STAD E,ABL,X	STAD E,ABS	STAD E,ABS,X
1111	F	BEQ REL	RTI IMP	STY DIR	DEY IMP	CLRY IMP	PLY STK	CPY IMM	STY ABS	<──				SR EL			>

Note: Tables 1 through 14 specifies the contents of the INSTRUCTION CODE TABLE 1 through 14. About the second word's codes, refer to the INSTRUCTION CODE TABLE 1 through 14.

Appendix 5. Hexadecimal	instruction	code	table
-------------------------	-------------	------	-------

	3-D0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
	adecimal		1	2	3	4	5	6	7	8	9	A	В	C	D	E	F
	notation	kxxx	xxxx	×××	XXXX	XXXX	XXXX	x x x x		XXXX	xxxx	 × × × × ×	XXX	x x x x	XXXX	XXXX	x x x x
0000	0	XXX	>>>		XXX	\otimes				bx ₩		\times		XXX			\times
0001	1	>>>	>>>	\otimes	>>>	>>>		>>>	XX		\boxtimes	\otimes	\otimes	\otimes	\otimes	\otimes	>>>>
0010	2								AL								
0011	3																
0100	4								SL	IBX							
0101	5								IN	1M							
0110	6								SL								
0111	7								IN	1M							
1000	8								B A,b,	SS REL							
1001	9																
1010	Α	\sum	())	())	())	())	())		B A,b,	REL	$\langle \rangle \rangle$	())	())	$\langle \rangle \rangle$	())	())	\square
1011	В																
1100	С								<u> A</u>								
1101	D																
1110	Е									SNE U							
1111	F									REL							

INSTRUCTION CODE TABLE 1 (The first word's code of each instruction is 0116)

INSTRUCTION CODE TABLE 2 (The first word's code of each instruction is 1116)

	3-D0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
	decimal notation	0	1	2	3	4	5	6	7	8	9	А	В	С	D	Е	F
0000	0	LDAB A,(DIR)	LDAB A,(DIR,X)	LDAB A,L(DIR)	LDAB A,SR	LDAB A,(SR),Y		LDAB A,ABS,Y									
0001	1	LDA A,(DIR)	LDA A,(DIR,X)	LDA A,L(DIR)	LDA A,SR	LDA A,(SR),Y		LDA A,ABS,Y									
0010	2	ADD A,(DIR)	ADD A,(DIR,X)	ADD A,L(DIR)	ADD A,SR	ADD A,(SR),Y		ADD A,ABS,Y		ADD A,(DIR),Y	ADD A,L(DIR),Y			ADD A,ABL	ADD A,ABL,X		
0011	3	SUB A,(DIR)	SUB A,(DIR,X)	SUB A,L(DIR)	SUB A,SR	SUB A,(SR),Y		SUB A,ABS,Y		SUB A,(DIR),Y	SUB A,L(DIR),Y			SUB A,ABL	SUB A,ABL,X		
0100	4	CMP A,(DIR)	CMP A,(DIR,X)	CMP A,L(DIR)	CMP A,SR	CMP A,(SR),Y		CMP A,ABS,Y		CMP A,(DIR),Y	CMP A,L(DIR),Y			CMP A,ABL	CMP A,ABL,X		
0101	5	ORA A,(DIR)	ORA A,(DIR,X)	ORA A,L(DIR)	ORA A,SR	ORA A,(SR),Y		ORA A,ABS,Y		ORA A,(DIR),Y	ORA A,L(DIR),Y			ORA A,ABL	ORA A,ABL,X		
0110	6	AND A,(DIR)	AND A,(DIR,X)	AND A,L(DIR)	AND A,SR	AND A,(SR),Y		AND A,ABS,Y		AND A,(DIR),Y	AND A,L(DIR),Y			AND A,ABL	AND A,ABL,X		
0111	7	EOR A,(DIR)	EOR A,(DIR,X)	EOR A,L(DIR)	EOR A,SR	EOR A,(SR),Y		EOR A,ABS,Y		EOR A,(DIR),Y	EOR A,L(DIR),Y			EOR A,ABL	EOR A,ABL,X		
1000	8	LDAD E,(DIR)	LDAD E,(DIR,X)	LDAD E,L(DIR)	LDAD E,SR	LDAD E,(SR),Y		LDAD E,ABS,Y									
1001	9	ADDD E,(DIR)	ADDD E,(DIR,X)	ADDD E,L(DIR)	ADDD E,SR	ADDD E,(SR),Y		ADDD E,ABS,Y		ADDD E,(DIR),Y	ADDD E,L(DIR),Y			ADDD E,ABL	ADDD E,ABL,X		
1010	А	SUBD E,(DIR)	SUBD E,(DIR,X)	SUBD E,L(DIR)	SUBD E,SR	SUBD E,(SR),Y		SUBD E,ABS,Y		SUBD E,(DIR),Y	SUBD E,L(DIR),Y			SUBD E,ABL	SUBD E,ABL,X		
1011	в	CMPD E,(DIR)	CMPD E,(DIR,X)	CMPD E,L(DIR)	CMPD E,SR	CMPD E,(SR),Y		CMPD E,ABS,Y		CMPD E,(DIR),Y	CMPD E,L(DIR),Y			CMPD E,ABL	CMPD E,ABL,X		
1100	С	STAB A,(DIR)	STAB A,(DIR,X)	STAB A,L(DIR)	STAB A,SR	STAB A,(SR),Y		STAB A,ABS,Y									
1101	D	STA A,(DIR)	STA A,(DIR,X)	STA A,L(DIR)	STA A,SR	STA A,(SR),Y		STA A,ABS,Y									
1110	Е	STAD E,(DIR)	STAD E,(DIR,X)	STAD E,L(DIR)	STAD E,SR	STAD E,(SR),Y		STAD E,ABS,Y									
1111	F																

Appendix 5. Hexadecimal instruction code table

	03-D0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
	decimal	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
0000	0											ASL DIR	ASL DIR,X			ASL ABS	ASL ABS,X
0001	1											ROL DIR	ROL DIR,X			ROL ABS	ROL ABS,X
0010	2											LSR DIR	LSR DIR,X			LSR ABS	LSR ABS,X
0011	3											ROR DIR	ROR DIR,X			ROR ABS	ROR ABS,X
0100	4											ASR DIR	ASR DIR,X			ASR ABS	ASR ABS,X
0101	5																
0110	6																
0111	7																
1000	8	ADC A,(DIR)	ADC A,(DIR,X)	ADC A,L(DIR)	ADC A,SR	ADC A,(SR),Y		ADC A,ABS,Y		ADC A,(DIR),Y	ADC A,L(DIR),Y	ADC A,DIR	ADC A,DIR,X	ADC A,ABL	ADC A,ABL,X	ADC A,ABS	ADC A,ABS,X
1001	9	ADCD E,(DIR)	ADCD E,(DIR,X)	ADCD E,L(DIR)	ADCD E,SR	ADCD E,(SR),Y		ADCD E,ABS,Y		ADCD E,(DIR),Y	ADCD E,L(DIR),Y	ADCD E,DIR	ADCD E,DIR,X	ADCD E,ABL	ADCD E,ABL,X	ADCD E,ABS	ADCD E,ABS,X
1010	А	SBC A,(DIR)	SBC A,(DIR,X)	SBC A,L(DIR)	SBC A,SR	SBC A,(SR),Y		SBC A,ABS,Y		SBC A,(DIR),Y	SBC A,L(DIR),Y	SBC A,DIR	SBC A,DIR,X	SBC A,ABL	SBC A,ABL,X	SBC A,ABS	SBC A,ABS,X
1011	В	SBCD E,(DIR)	SBCD E,(DIR,X)	SBCD E,L(DIR)	SBCD E,SR	SBCD E,(SR),Y		SBCD E,ABS,Y		SBCD E,(DIR),Y	SBCD E,L(DIR),Y	SBCD E,DIR	SBCD E,DIR,X	SBCD E,ABL	SBCD E,ABL,X	SBCD E,ABS	SBCD E,ABS,X
1100	С	MPY (DIR)	MPY (DIR,X)	MPY L(DIR)	MPY SR	MPY (SR),Y		MPY ABS,Y		MPY (DIR),Y	MPY L(DIR),Y	MPY DIR	MPY DIR,X	MPY ABL	MPY ABL,X	MPY ABS	MPY ABS,X
1101	D	MPYS (DIR)	MPYS (DIR,X)	MPYS L(DIR)	MPYS SR	MPYS (SR),Y		MPYS ABS,Y		MPYS (DIR),Y	MPYS L(DIR),Y	MPYS DIR	MPYS DIR,X	MPYS ABL	MPYS ABL,X	MPYS ABS	MPYS ABS,X
1110	Е	DIV (DIR)	DIV (DIR,X)	DIV L(DIR)	DIV SR	DIV (SR),Y		DIV ABS,Y		DIV (DIR),Y	DIV L(DIR),Y	DIV DIR	DIV DIR,X	DIV ABL	DIV ABL,X	DIV ABS	DIV ABS,X
1111	F	DIVS (DIR)	DIVS (DIR,X)	DIVS L(DIR)	DIVS SR	DIVS (SR),Y		DIVS ABS,Y		DIVS (DIR),Y	DIVS L(DIR),Y	DIVS DIR	DIVS DIR,X	DIVS ABL	DIVS ABL,X	DIVS ABS	DIVS ABS,X

INSTRUCTION CODE TABLE 3 (The first word's code of each instruction is 2116)

INSTRUCTION CODE TABLE 4 (The first word's code of each instruction is 3116)

	03-D0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
	decimal	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
0000	0			TAD,0 IMP					RLA A			ADDS IMM	SUBS IMM				
0001	1	WIT IMP		TAD,1 IMP								ADCB A,IMM	SBCB A,IMM	ADCD E,IMM	SBCD E,IMM		
0010	2			TAD,2 IMP								MVP BLK	MVN BLK				
0011	3	STP IMP		TAD,3 IMP								MOVMB DIR,X/IMM	MOVMB ABS,X/IMM				
0100	4	PHT STK		TDA,0 IMP					MOVM DIR,X/IMM			LDT IMM	PEI STK	PEA STK	PER STK		
0101	5	PLT STK		TDA,1 IMP					MOVM ABS,X/IMM			RMPA Multiplied accumulation		JMP (ABS)	JMPL L(ABS)		
0110	6	PHG STK		TDA,2 IMP													
0111	7	TSD IMP		TDA,3 IMP	TDS IMP												
1000	8	NEGD E		TAS IMP					ADC A,IMM								
1001	9	ABSD E		TSA IMP													
1010	А	EXTZD E							SBC A,IMM								
1011	В	EXTSD E															
1100	С			TXY IMP					MPY IMM								
1101	D			TYX IMP					MPYS IMM								
1110	Е			TXS IMP					DIV IMM								
1111	F			TSX IMP					DIVS IMM								

Appendix 5. Hexadecimal instruction code table

	3-D0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
$ \rangle -$	decimal	0000															
D7-D4	notation	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
0000	0						LDX DIR,Y	LDX ABS,Y									
0001	1												LDY DIR,X				LDY ABS,X
0010	2															CPX ABS	
0011	3															CPY ABS	
0100	4											BBS DIR,b,REL				BBS ABS,b,REL	
0101	5											BBC DIR,b,REL				BBC ABS,b,REL	
0110	6											CBEQ DIR/IMM,REL					
0111	7											CBNE DIR/IMM,REL					
1000	8												INC DIR,X				INC ABS,X
1001	9												DEC DIR,X				DEC ABS,X
1010	А																
1011	В																
1100	С																
1101	D																
1110	Е						STX DIR,Y										
1111	F												STY DIR,X				

INSTRUCTION CODE TABLE 5 (The first word's code of each instruction is 4116)

INSTRUCTION CODE TABLE 6 (The first word's code of each instruction is 5116)

	03–D0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
	decimal notation	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
0000	0			ADDMB DIR/IMM	ADDM DIR/IMM			ADDMB ABS/IMM	ADDM ABS/IMM								
0001	1			SUBMB DIR/IMM	SUBM DIR/IMM			SUBMB ABS/IMM	SUBM ABS/IMM								
0010	2			CMPMB DIR/IMM	CMPM DIR/IMM			CMPMB ABS/IMM	CMPM ABS/IMM								
0011	3			ORAMB DIR/IMM	ORAM DIR/IMM			ORAMB ABS/IMM	ORAM ABS/IMM								
0100	4																
0101	5																
0110	6			ANDMB DIR/IMM	ANDM DIR/IMM			ANDMB ABS/IMM	ANDM ABS/IMM								
0111	7			EORMB DIR/IMM	EORM DIR/IMM			EORMB ABS/IMM	EORM ABS/IMM								
1000	8				ADDMD DIR/IMM				ADDMD ABS/IMM								
1001	9				SUBMD DIR/IMM				SUBMD ABS/IMM								
1010	Α				CMPMD DIR/IMM				CMPMD ABS/IMM								
1011	В				ORAMD DIR/IMM				ORAMD ABS/IMM								
1100	С																
1101	D																
1110	Е				ANDMD DIR/IMM				ANDMD ABS/IMM								
1111	F				EORMD DIR/IMM				EORMD ABS/IMM								

Appendix 5. Hexadecimal instruction code table

	3-D0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
	decimal notation	0	1	2	3	4	5	6	7	8	9	А	В	С	D	E	F
0000	0	MOVRB DIR/IMM															>
0001	1	MOVR DIR/IMM															>
0010	2	MOVRB ABS/IMM															>
0011	3	MOVR ABS/IMM															>
0100	4	MOVRB DIR/DIR															>
0101	5	MOVR DIR/DIR															->
0110	6	MOVRB ABS/DIR															->
0111	7	MOVR ABS/DIR															>
1000	8	MOVRB DIR/ABS															->
1001	9	MOVR DIR/ABS															
1010	A	MOVRB ABS/ABS															>
1011	В	MOVR ABS/ABS															->
1100	С																
1101	D																
1110	Е																
1111	F																

INSTRUCTION CODE TABLE 7 (The first word's code of each instruction is 6116)

INSTRUCTION CODE TABLE 8 (The first word's code of each instruction is 7116)

	3–D0																
	\sim	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
	decimal notation	0	1	2	3	4	5	6	7	8	9	А	В	С	D	E	F
0000	0	MOVRB DIR/ABS,X															
0001	1	MOVR DIR/ABS,X															>
0010	2																
0011	3																
0100	4																
0101	5																
0110	6	MOVRB ABS/DIR,X															>
0111	7	MOVR ABS/DIR,X															>
1000	8								B DIR,	SS D,REL							
1001	9																
1010	А	\square	())	()()	())	())	())	())	B DIR,	SC D,REL	())	()()	())	\square	())	())	())
1011	в																
1100	С								B ABS,	SS b,REL							
1101	D																
1110	Е								B. ABS,	SC b,REL							
1111	F																

Appendix 5. Hexadecimal instruction code table

	03–D0	0000	0004	0010	0044	0400	04.04	0110	0111	4000	4004	4040	4044	4400	4404	1110	4444
	decimal	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
	notation	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
0000	0				ASL B					LDAB B,(DIR),Y	LDAB B,L(DIR),Y	LDAB B,DIR	LDAB B,DIR,X	LDAB B,ABL	LDAB B,ABL,X	LDAB B,ABS	LDAB B,ABS,X
0001	1				ROL B			LDA B,IMM		LDA B,(DIR),Y	LDA B,L(DIR),Y	LDA B,DIR	LDA B,DIR,X	LDA B,ABL	LDA B,ABL,X	LDA B,ABS	LDA B,ABS,X
0010	2				ANDB B,IMM	NEG B		ADD B,IMM		LDAB B,IMM	ADDB B,IMM	ADD B,DIR	ADD B,DIR,X			ADD B,ABS	ADD B,ABS,X
0011	3				EORB B,IMM	EXTZ B	EXTS B	SUB B,IMM		CMPB B,IMM	SUBB B,IMM	SUB B,DIR	SUB B,DIR,X			SUB B,ABS	SUB B,ABS,X
0100	4				LSR B	CLRB B		CMP B,IMM				CMP B,DIR	CMP B,DIR,X			CMP B,ABS	CMP B,ABS,X
0101	5				ROR B	CLR B		ORA B,IMM				ORA B,DIR	ORA B,DIR,X			ORA B,ABS	ORA B,ABS,X
0110	6				ORAB B,IMM	ASR B		AND B,IMM				AND B,DIR	AND B,DIR,X			AND B,ABS	AND B,ABS,X
0111	7							EOR B,IMM				EOR B,DIR	EOR B,DIR,X			EOR B,ABS	EOR B,ABS,X
1000	8						PHB STK										
1001	9						PLB STK										
1010	A			CBEQB B/IMM,REL	INC B	TXB IMP		CBEQ B/IMM,REL									
1011	В			CBNEB B/IMM,REL	DEC B	TYB IMP		CBNE B/IMM,REL									
1100	С					TBX IMP				STAB B,(DIR),Y	STAB B,L(DIR),Y	STAB B,DIR	STAB B,DIR,X	STAB B,ABL	STAB B,ABL,X	STAB B,ABS	STAB B,ABS,X
1101	D					TBY IMP				STA B,(DIR),Y	STA B,L(DIR),Y	STA B,DIR	STA B,DIR,X	STA B,ABL	STA B,ABL,X	STA B,ABS	STA B,ABS,X
1110	Е		ABS B														
1111	F																

INSTRUCTION CODE TABLE 9 (The first word's code of each instruction is 8116)

INSTRUCTION CODE TABLE 10 (The first word's code of each instruction is 9116)

	03-D0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
	decimal	0	1	2	3	4	5	6	7	8	9	А	В	С	D	E	F
0000	0	LDAB B,(DIR)	LDAB B,(DIR,X)	LDAB B,L(DIR)	LDAB B,SR	LDAB B,(SR),Y		LDAB B,ABS,Y									
0001	1	LDA B,(DIR)	LDA B,(DIR,X)	LDA B,L(DIR)	LDA B,SR	LDA B,(SR),Y		LDA B,ABS,Y									
0010	2	ADD B,(DIR)	ADD B,(DIR,X)	ADD B,L(DIR)	ADD B,SR	ADD B,(SR),Y		ADD B,ABS,Y		ADD B,(DIR),Y	ADD B,L(DIR),Y			ADD B,ABL	ADD B,ABL,X		
0011	3	SUB B,(DIR)	SUB B,(DIR,X)	SUB B,L(DIR)	SUB B,SR	SUB B,(SR),Y		SUB B,ABS,Y		SUB B,(DIR),Y	SUB B,L(DIR),Y			SUB B,ABL	SUB B,ABL,X		
0100	4	CMP B,(DIR)	CMP B,(DIR,X)	CMP B,L(DIR)	CMP B,SR	CMP B,(SR),Y		CMP B,ABS,Y		CMP B,(DIR),Y	CMP B,L(DIR),Y			CMP B,ABL	CMP B,ABL,X		
0101	5	ORA B,(DIR)	ORA B,(DIR,X)	ORA B,L(DIR)	ORA B,SR	ORA B,(SR),Y		ORA B,ABS,Y		ORA B,(DIR),Y	ORA B,L(DIR),Y			ORA B,ABL	ORA B,ABL,X		
0110	6	AND B,(DIR)	AND B,(DIR,X)	AND B,L(DIR)	AND B,SR	AND B,(SR),Y		AND B,ABS,Y		AND B,(DIR),Y	AND B,L(DIR),Y			AND B,ABL	AND B,ABL,X		
0111	7	EOR B,(DIR)	EOR B,(DIR,X)	EOR B,L(DIR)	EOR B,SR	EOR B,(SR),Y		EOR B,ABS,Y		EOR B,(DIR),Y	EOR B,L(DIR),Y			EOR B,ABL	EOR B,ABL,X		
1000	8																
1001	9																
1010	Α																
1011	В																
1100	С	STAB B,(DIR)	STAB B,(DIR,X)	STAB B,L(DIR)	STAB B,SR	STAB B,(SR),Y		STAB B,ABS,Y									
1101	D	STA B,(DIR)	STA B,(DIR,X)	STA B,L(DIR)	STA B,SR	STA B,(SR),Y		STA B,ABS,Y									
1110	Е																
1111	F																

Appendix 5. Hexadecimal instruction code table

	3–D0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
	decimal	0	1	2	3	4	5	6	7	8	9	А	В	С	D	E	F
0000	0																
0001	1																
0010	2																
0011	3																
0100	4																
0101	5																
0110	6																
0111	7																
1000	8	ADC B,(DIR)	ADC B,(DIR,X)	ADC B,L(DIR)	ADC B,SR	ADC B,(SR),Y		ADC B,ABS,Y		ADC B,(DIR),Y	ADC B,L(DIR),Y	ADC B,DIR	ADC B,DIR,X	ADC B,ABL	ADC B,ABL,X	ADC B,ABS	ADC B,ABS,X
1001	9																
1010	A	SBC B,(DIR)	SBC B,(DIR,X)	SBC B,L(DIR)	SBC B,SR	SBC B,(SR),Y		SBC B,ABS,Y		SBC B,(DIR),Y	SBC B,L(DIR),Y	SBC B,DIR	SBC B,DIR,X	SBC B,ABL	SBC B,ABL,X	SBC B,ABS	SBC B,ABS,X
1011	В																
1100	С																
1101	D																
1110	Е																
1111	F																

INSTRUCTION CODE TABLE 11 (The first word's code of each instruction is A116)

INSTRUCTION CODE TABLE 12 (The first word's code of each instruction is B116)

	03-D0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
D7-D4	decimal	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
0000	0			TBD,0 IMP													
0001	1			TBD,1 IMP								ADCB B,IMM	SBCB B,IMM				
0010	2			TBD,2 IMP													
0011	3			TBD,3 IMP													
0100	4			TDB,0 IMP													
0101	5			TDB,1 IMP													
0110	6			TDB,2 IMP													
0111	7			TDB,3 IMP													
1000	8			TBS IMP					ADC B,IMM								
1001	9			TSB IMP													
1010	А								SBC B,IMM								
1011	В																
1100	С																
1101	D																
1110	Е																
1111	F																

\backslash	3–D0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
	decimal notation	0	1	2	3	4	5	6	7	8	9	A	В	С	D	Е	F
0000	0	***			***							***	\otimes		***		\otimes
0001	1																
0010	2								RO	₹,#n A			88				
0011	3																
0100	4								ASI /	.,#n \							
0101	5																
0110	6								ROI	.,#n \							
0111	7																
1000	8								ASP	R,#n`							
1001	9																
1010	А								DEE								
1011	В																
1100	С																
1101	D																
1110	Е																
1111	F																

Appendix 5. Hexadecimal instruction code table

INSTRUCTION CODE TABLE 13 (The first word's code of each instruction is C116)

INSTRUCTION CODE TABLE 14 (The first word's code of each instruction is D116)

	03-D0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
	adecimal	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
0000	0	\otimes	\bigotimes		\bigotimes	***	***	\otimes		D,#n	***	\otimes	\otimes	\otimes		\otimes	\otimes
0001	1	XXX	XXX			XXX			XX	×XX			XXX			XXX	
0010	2												ŴŨ				
0011	3								80	хÖÖ			888			888	
0100	4								ASL	D,#n							
0101	5								E								
0110	6								ROL	D,#n							
0111	7																
1000	8									.D,#n							
1001	9																
1010	A																
1011	В																
1100	С																
1101	D																
1110	Е								DEE	SNE							
1111	F								ABS/IN								

Appendix 6. Machine instructions

Appendix 6. Machine instructions

Note: For an instruction of which "Operation length (Bit)" = 16/8 is executed in the bit length described below.

- 16-bit length when m = 0 or x = 0.
- 8-bit length when m = 1 or x = 1.

For an instruction of which "Operation length (Bit)" = 8 or 32 is executed in 8-bit or 32-bit length regardless of the contents of flags m and x.

Symbol	Description	Symbol	Description
IMP	Implied addressing mode	E	Accumulator E
IMM	Immediate addressing mode	Ен	Accumulator E's high-order 16 bits (Accumulator B)
۹.	Accumulator addressing mode	E∟	Accumulator E's low-order 16 bits (Accumulator A)
DIR	Direct addressing mode	х	Index register X
DIR, X	Direct indexed X addressing mode	Хн	Index register X's high-order 8 bits
DIR, Y	Direct indexed Y addressing mode	XL	Index register X's low-order 8 bits
(DIR)	Direct indirect addressing mode	Y	Index register Y
(DIR, X)	Direct indexed X indirect addressing mode	Үн	Index register Y's high-order 8 bits
(DIR), Y	Direct indirect indexed Y addressing mode	YL	Index register Y's low-order 8 bits
	-	S	Stack pointer
L(DIR)	Direct indirect long addressing mode	REL	Relative address
L(DIR), Y	Direct indirect long indexed Y addressing mode	PC	Program counter
ABS	Absolute addressing mode	РСн	Program counter's high-order 8 bits
ABS, X	Absolute indexed X addressing mode	PC∟	Program counter's low-order 8 bits
ABS, Y	Absolute indexed Y addressing mode	PG	Program bank register
ABL	Absolute long addressing mode	DT	Data back register
ABL, X	Absolute long indexed X addressing mode	DPR0	Direct page register 0
(ABS)	Absolute indirect addressing mode	DPR0H	Direct page register 0's high-order 8 bits
L(ABS)	Absolute indirect long addressing mode	DPR0L	Direct page register 0's low-order 8 bits
(ABS, X)	Absolute indexed X indirect addressing mode	DPRn	Direct page register n
STK	Stack addressing mode	DPRnH	Direct page register n's high-order 8 bits
REL	Relative addressing mode	DPRn∟	Direct page register n's low-order 8 bits
	Direct bit relative addressing mode	PS	Processor status register
DIR, b, R	5	PSн	Processor status register's high-order 8 bits
ABS, b, R	Absolute bit relative addressing mode	PS∟	Processor status register's low-order 8 bits
SR	Stack pointer relative addressing mode	PS∟(bit n)	nth bit in processor status register
(SR), Y	Stack pointer relative indirect indexed Y addressing	М	Contents of memory
	mode	M(S)	Contents of memory at address indicated by stack
BLK	Block transfer addressing mode		pointer
Multiplied	Multiplied accumulation addressing mode	M(bit n)	nth bit of memory
accumulation		Mn	n-bit memory's address or contents
ор	Instruction code (Op code)	IMM	Immediate value (8 bits or 16 bits)
n	Number of cycles	IMMn	n-bit immediate value
#	Number of bytes	IMMH	16-bit immediate value's high-order 8 bits
	-	IMM∟	16-bit immediate value's low-order 8 bits
С	Carry flag	ADн	Value of 24-bit address's high-order 8 bits (A23-A16)
Z	Zero flag	ADм	Value of 24-bit address's middle-order 8 bits (A15-A8)
I	Interrupt disable flag	ADL	Value of 24-bit address's low-order 8 bits (A7–A0)
D	Decimal operation mode flag	EAR	Effective address (16 bits)
x	Index register length selection flag	EARH	Effective address's high-order 8 bits
m	Data length selection flag	EAR∟	Effective address's low-order 8 bits
V	Overflow flag	imm	8-bit immediate value
N	Negative flag	immn	n-bit immediate value
IPL	Processor interrupt priority level	dd	Displacement for DPR (8 bits or 16 bits)
+	Addition	i	Number of transfer bytes, rotation or repeated operation
	Subtraction	i1, i2	Number of registers pushed or pulled
- -		source	Operand to specify transfer source
X	Multiplication	dest	Operand to specify transfer destination
÷	Division	1	
^	Logical AND		
V	Logical OR		
\forall	Logical exclusive OR		
	Absolute value		
_	Negation		
\rightarrow	Movement to the arrow direction		
<i>←</i>	Movement to the arrow direction		
⇔	Exchange		
Acc	Accumulator		
Ассн	Accumulator's high-order 8 bits		
ACCH	Accumulator's low-order 8 bits		
	Accumulator A		
A Au			
Ан	Accumulator A's high-order 8 bits		
AL	Accumulator A's low-order 8 bits		
B	Accumulator B		
Вн	Accumulator B's high-order 8 bits		
BL	Accumulator B's low-order 8 bits		

APPENDIX Appendix 6. Machine instructions

7900 Series Machine Instructions

Symbol	Function	Operation	IN	1P	1	MN	1		A	Т	DI	IR		Ad DIR						(D	IR	X)	(D	IR),	Y	L(I	DIR	<u>ə</u> li	(DI	R)
		length (Bit)	ор							# 0																				
ABS (Note 1)	Acc← Acc	16/8						E1 81 E1	3 4 2																					
ABSD	E← E	32							5 2	2																				
ADC (Notes 1 and 2)	Acc←Acc + M + C	16/8			31 87 B1 87	3				2 8 A 8,	A 1 7		2 ⁴ 8E A ⁴ 8E	B 1 8	3 3		21 80 A1 80		3	81		3	88	8	8 3 A	82		8 3 A	21 1 39 A1 1 39	
ADCB (Note 1)	Accl←AccL + IMM8 + C	8			31 1A	3				0	A		00	D			00			01			00			52			13	
ADCD	E←E + M32 + C	32			1A	4				2		7 3	21 9E	18	3		21 90	9		21 91	10		21 98	10		21 92	11 :		21 1 99	12 :
ADD (Notes 1 and 2)	Acc←Acc + M	16/8			81					8	14		2 2E	1 5			11 20 91		3	21 91		3	28 91	7	2 3 9	22 91		2 3 9	29 91 !	
ADDB (Note 1)	Accl←Accl + IMM8	8			81	1				2/	A		28	3			20			21			28		2	22		2	9	
ADDD	E←E + M32	32			29 2D	3	5			9.	A 6	6 2	9	В 7	2		11 90	9		11 91	10	3	11 98	10		11 92	11 3		11 f 99	12
ADDM (Note 3)	M←M + IMM	16/8								5 ⁻ 0:		7 4																		
ADDMB	M8←M8 + IMM8	8								5		7 4																+	+	
ADDMD	M32←M32 + IMM32	32								5		0 7																	+	
ADDS	S←S + IMM8	16			31 0A	2	3																					+	+	+
ADDX	X←X + IMM (IMM = 0 to 31)	16/8			01	2	2																					+	+	
ADDY (Note 4)	Y←Y + IMM (IMM = 0 to 31)	16/8			01 20 +		2																					+	+	+

																								A	do	Ire	ss	in	q I	M	bc	es																							Pr	00	es	so	r٤	Sta	tus	s re	egi	ist	e
A	B	s	A	\B	S,	X	A	B	S,	Y		AE	3L		A	ЗL	, X		(A	BS	5)	L(AE	S) (/	B	S,)	()	S	Tł	<	Γ	RE	L	D	IR,	b,	R/	٩B	6, b	, R		SF	2	(\$	SR), '	Y	BL	K	Т	М	AA	1	0	9	8	7	6	5	4	3	2	1	0
ор	n	#	0	р	n	#	0	р	n	#	o	D I	n	#	ор	n	#	0	p	n	#	ор	n	#	0	p I	n ‡	ŧ (эр	n	#	o	n	#	0	p	n	# (ор	n	#	op	n	#	o	p r	n i	# 0	n q	n #	# c	р	n	#	Ī	PL		N	۷	m	х	D	I	Z	C
																																																							•	•	•	0	V	•	•	•	•	z	C
																																																						,	•	•	•	0	v	•	•	•	•	z	0
21 8E	5	4	1 2 8	11 F	6	4	2	1 (6	6	4	21 80		;	5	21 8D	7	5	;																								21 83	6	3	2 [.] 84	19 4	,	3							•	•	•	N	v	•	•	•	•	z	C
A1 8E	7	4	8 A 8	.1 F	8	4	A 8	1 6	8	4	А [,] 80	1 8)	3	5	A1 8D	9	5	5																								A1 83	8	3	A 84	1 1 [.] 4	1	3																	
																																																							•	•	•	N	V	•	•	•	•	z	C
21 9E	7	4	1 2 91	1 8 F	8	4	- 2 [.] 91	18 6	3	4	21 90	; 8		5	21 9D	9	5	;																								21 93	8	3	2' 94	1 1 [.] 4	1	3						,	•	•	•	N	v	•	•	•	•	z	C
2E	3	3	1 21	F 4	4	3	1' 21	1 :	5	4	11	5		5	11 70	6	5																				+	+				11 93	5	3	1' 2	18 4	-	3						,	•	•	•	N	v	•	•	•	•	z	C
81 2E	4	4	8	1 : F	5	4	9	1 : 6	5	4	91 20	5	;	5	91 2D	6	5	5																									5			1 8																			
																																																							•	•	•	N	v	•	•	•	•	z	C
9E	6	3	9	F	7	3	1 9		8	4	11 90	8	3		11 9D		5	;																								11 93	8	3	1' 94	1 1 [.] 4	1	3							•	•	•	N	v	•	•	•	•	z	C
51 07	7	5	5																																																			,	•	•	•	N	v	•	•	•	•	z	C
51 06	7	5	5																																																				•	•	•	N	v	•	•	•	•	z	C
51 87	10	8	3																																																			,	•	•	•	N	v	•	•	•	•	Z	C
																																																						,	•	•	•	N	v	•	•	•	•	z	C
							ľ																																															,	•	•	•	N	v	•	•	•	•	z	C
							t					T													l		T								T											T				T	+			1	•	•	•	N	v	•	•	•	•	z	C

		Onesstia		_	_		_		_				_	A	١d٥	lre	SS	ing	N	loc	les		_	_					_	_		_	_
Symbol	Function	Operation length (Bit)		MF			/M		4	۱ ۱ #			R #				D op										R), n) L(# op		
AND (Notes 1 and 2)	Acc←Acc∧M	16/8	op		-	66	-	2		1 #	6A	3 4	# 2 3	6B	4	2	op			11 60	6	3	11 61	7	3 3	11 68	7	3 1 6 3 9	1 52	8	3 11 69 3 91 69	19 9	3
ANDB (Note 1)	Accl←Accl ∧IMM8	8				23	1				0A			OD						00			DI			00			02		0:	,	
ANDM (Note 3)	M←M∧IMM	16/8									51 63		4																				
ANDMB	M8←M8∧IMM8	8									51 62		4																				
ANDMD	M32←M32∧IMM32	32									51 E3		7																				
ASL (Note 1)	Arithmetic shift to the left by 1 bit m = 0 Acc or M16 $[C] \leftarrow [b_{15}b_{0}] \leftarrow 0$ m = 1 Acc. or M8 $[C] \leftarrow [b_{7}b_{0}] \leftarrow 0$	16/8						8	3 1 1 2 3		21 0A		3	21 0B	8	3																	
ASL #n (Note 4)	Arithmetic shift to the left by n bits (n = 0 to 15) m = 0 A $C \leftarrow b_{15}b_{0} \leftarrow 0$ m = 1 $C \leftarrow b_{7}b_{0} \leftarrow 0$	16/8						4	;1 (0 + + im nm	m																							
ASLD #n (Note 4)	Arithmetic shift to the left by n bits (n = 0 to 31) E $C \leftarrow \underline{b_{31}} \dots \underline{b_0} \leftarrow 0$	32						4	11 8 0 4 1 m																								
ASR (Note 1)	Arithmetic shift to the right by 1 bit m = 0 Acc or M16 $\rightarrow br5b0 \rightarrow C$ m = 1 Acc. or M8 $\rightarrow b7b0 \rightarrow C$	16/8						8		2 2	44	7	3	21 4B	8	3																	
ASR #n (Note 4)	Arithmetic shift to the right by n bits (n = 0 to 15) m = 0 A $\rightarrow b_{15}b_{0} \rightarrow C$ m = 1 AL $\rightarrow b_{7}b_{0} \rightarrow C$	16/8						8	:1 (0 + rm	m																							

																									_	A	bb	re	ss	in	q	M	od	es	;																						1	٦r	oc	es	SO	r S	sta	tus	s re	egi	ist	er
	٩B	s	1	٩B	s	, >	<	٩B	S,	Y	1	Α	١B	L	1	٩E	BL,	Х		(A	BS	S)	L	(A	B	S)	(A	BS	;,)	()	S	T	<	Γ	RE	ΞL	Τ	DIF	R, E	, R	AE	BS,	b,	R	ţ	SR	2	(S	SR), `	Y	BL	K	Т	M	AA	1	0	9	8	7	6	5	4	3 D	2	1	0
op	n	#	c	pp	n	#	ŧ (op	n	#	6	р	n	#	ŧ (pp	n	#	0	p	n	#	0	p	n	#	op	r	#	<i>‡</i> c	pp	n	#	0	p I	n	#	ор	n	#	op	p I	n	#	ор	n	#	op	n	n #	ŧ o	рı	n #	ŧ 0	р	n ‡	ŧ		PL	1	N	V	m	х	D	T	z	С
6E	3	3	6	ŝF	4	3	; 1 6	11 56	5	4	1	1 iC	5	5	; .	11 5D	6	5																												5	3		8					Ī											•			
6E 81 6E	4	4	6	31 6F	5	4	1 9 6	91 56	5	4	ę	91 6C	5	5	5 9	91 6D	6	5																										Ī		5	3	91 64	8	3	3																	
																																																									•	•	•	•	N	•	•	•	•	•	z	•
51 67	7	5																																																							ŀ	•	•	•	N	•	•	•	•	•	z	•
51 66	7	5																																																				T				•	•	•	N	•	•	•	•	•	z	•
51 E7	10) 8																																																	ł	+		+	t		•	•	•	•	N	•	•	•	•	•	z	•
21 0E	7	4	0	21)F	8	4	1																																																		•	•	•	•	N	•	•	•	•	•	Z	C
																																																									•	•	•	•	N	•	•	•	•	•	Z	С
																																																									•	•	•	•	N	•	•	•	•	•	z	С
21 4E	7	4	4	21 4F	8	4	1																																																		•	•	•	•	N	•	•	•	•	•	z	С
																																																										•	•	•	N	•	•	•	•	•	Z	С

		Operation			_,						-			_	Ac	-		-	_					_			_	_
Symbol	Function	length (Bit)	l op	MF n			MM n			A n	# c		n n													DIR n #		
ASRD #n (Note 4)	Arithmetic shift to the right by n bits (n = 0 to 31) E $b_{31}b_{0} \leftarrow C$	32				94		I	D1 80	8 + mm	2	~ ~					- 4			-	 	 	 op	 	74			
BBC (Note 3)	if M(bit n) = 0 then PC \leftarrow PC + cnt + REL (-128 to +127) (cnt: Number of bytes of instruction)	16/8																									T	
BBCB	if M8(bit n) = 0 then $PC \leftarrow PC + cnt + REL$ (-128 to +127) (cnt: Number of bytes of instruction)	8																										
BBS (Note 3)	if M(bit n) = 1 then PC \leftarrow PC + cnt + REL (-128 to +127) (cnt: Number of bytes of instruction)	16/8																										
BBSB	if M8(bit n) = 1 then PC \leftarrow PC+cnt+REL (-128 to +127) (cnt: Number of bytes of instruction)	8																										
BCC	if C = 0 then PC \leftarrow PC + 2 + REL (-128 to +127)	-																										
BCS	if C = 1 then PC \leftarrow PC + 2 + REL (-128 to +127)	_																										
BEQ	if $Z = 1$ then PC \leftarrow PC + 2 + REL (-128 to +127)	_																										
BGE	if $N \forall V = 0$ then PC \leftarrow PC + 2 + REL (-128 to +127)	-																										
BGT	if Z = 0 and N∀V = 0 then PC←PC + 2 + REL (-128 to +127)	-																										
BGTU	if C = 1 and Z = 0 then PC←PC + 2 + REL (-128 to +127)	_																										
BLE	if $Z = 1$ or $N \forall V = 1$ then $PC \leftarrow PC + 2 + REL$ (-128 to +127)	-																										
BLEU	if C = 0 or Z = 1 then PC \leftarrow PC + 2 + REL(-128 to +127)	_																										
BLT	if $N \forall V = 1$ then $PC \leftarrow PC + 2 + REL$ (-128 to +127)	_																									Ī	

																								A	dd	ire	ess	sir	ng	N	lo	de	s																						Ρ	ror	ces	350	or S	Sta	tu	s re	egi	ste	ər
AB	S	A	BS	S, X	χļ	٩B	S,	Υ	ſ	A	BL	-	1	۱B	L,	Х	Γ	(A	B	S)	L	.(A	B	S)	(A	B	S,	X)	3	ST	K	Τ	R	EL		DII	R, t	o, R	A	BS	, b,	R	S	R		(S	R),	Y	E	3Lł	(Ν	1A	A	10	9	8	7	6	5	4	3	2	1	0
AB op n	#	op	o r	n #	# c	р	n	#	0	р	n	#	0	р	n	#	0	р	n	#	0	р	n	#	o	p	n	#	ор	r	1	# c	р	n	#	ор	n	#	0	р	n	#	op	n	#	ор	n	#	ор	n	#	ор	n	#	Γ	IPI		N	6 V	m	x	D	T	Z	С
																																																											•						
																																			_	41 5A	9	5	4 5	1 E	9	6													•	•	•	•	•	•	•	•	•	•	•
																																				52	8	4	5	7	3	5													•	•	•	•	•	•	•	•	•	•	•
																																				41 4A	9	5	4	1 E	9	6													•	•	•	•	•	•	•	•	•	•	•
																																				42	8	4	4	7	8	5													•	•	•	•	•	•	•	•	•	•	•
																																g	0	6	2																				•	•	•	•	•	•	•	•	•	•	•
																																E	0	6	2																				•	•	•	•	•	•	•	•	•	•	•
																																F	0	6	2																				•	•	•	•	•	•	•	•	•	•	•
																																C	:0	6	2																				•	•	•	•	•	•	•	•	•	•	•
																																8	0	6	2																				•	•	•	•	•	•	•	•	•	•	•
																																4	0	6	2																				•	•	•	•	•	•	•	•	•	•	•
																																Å	.0	6	2																				•	•	•	•	•	•	•	•	•	•	•
																																6	0	6	2																				•	•	•	•	•	•	•	•	•	•	•
																																E	0	6	2																				•	•	•	•	•	•	•	•	•	•	•

		Onesstie													Ac	ddi	res	sir	ng	_	_	_	_			_						_	_
Symbol	Function	Operation length (Bit)		ЛР			MM			A			DIR		DIF															DIR			
BMI	if N = 1 then PC←PC + 2 + REL (–128 to +127)	-	ор	n	#	op	n	# 0	op	n	# 0	op	n	#	op	n	# c	p	n #	0	p r	n #	# 0	p r	n #	op	n	#	ор	ni	# 0	p r	1 #
BNE	if $Z = 0$ then PC \leftarrow PC + 2 + REL (-128 to +127)	-																														T	
BPL	if N = 0 then PC \leftarrow PC + 2 + REL (–128 to +127)	-																															
BRA/BRAL (Note 5)	$\begin{array}{l} PC{\leftarrow}PC+cn\ t+REL\\ (BRA{:}{-}128\ to\ {+}127,\\ BRAL:\ {-}32768\ to\ {+}32767)\\ (cnt:\ Number\ of\ bytes\ of\ instruction)\\ PG{\leftarrow}PG\ {+}\ 1\\ (When\ carry\ occurs)\\ PG{\leftarrow}PG\ {-}\ 1\\ (When\ borrow\ occurs)\end{array}$	-																															
BRK (Note 6)	$\begin{array}{c} PC{\leftarrow}PC+2\\ M(S){\leftarrow}PG\\ S{\leftarrow}S-1\\ M(S){\leftarrow}PCH\\ S{\leftarrow}S-1\\ M(S){\leftarrow}PCL\\ S{\leftarrow}S-1\\ M(S){\leftarrow}PSH\\ S{\leftarrow}S-1\\ M(S){\leftarrow}PSL\\ S{\leftarrow}S-1\\ H(S){\leftarrow}PL\\ S{\leftarrow}S{\leftarrow}S-1\\ I{\leftarrow}1\\ PC{\leftarrow}ADL\\ PC{\leftarrow}ADL\\ PG{\leftarrow}00_{16} \text{ or }FF_{16} \end{array}$	_	00 ⁻ 74	15	2																												
BSC (Note 7)	if A(bit n) or M(bit n) = 0 (n = 0 to 15), then $PC \leftarrow PC + cnt + REL$ (-128 to +127) (cnt: Number of bytes of instruction)	16/8						4	01 \0 + n	7	4	71 \0 + n	11	4																			
BSR	(S)←PC + 2 PC←PC + 2 + REL (−1024 to +1023)	_																													T	T	
BSS (Note 7)	if A(bit n) or M(bit n) = 1 (n = 0 to 15), then $PC \leftarrow PC + cnt + REL$ (-128 to +127) (cnt: Number of bytes of instruction)	16/8						٤	01 80 + n	7	8	71 30 + n	11	4																			
BVC	if $V = 0$ then PC \leftarrow PC + 2 + REL (–128 to +127)	-											Í																				
BVS	if V = 1 then PC \leftarrow PC + 2 + REL (–128 to +127)	-																														Ī	

																								_	Ac	bb	re	SS	sir	าต	I N	10	de	es																								F	Pro	CE	ess	501	r S	sta	tu	s r	ea	ist	ter
A	BS	;	A	35	;)		٨B	S.	Y	Γ	AI	BL		A	Β	L.	Х	T	A	BS	5)	L	(A												RE	L	Тс	DIR	. b	. R	AE	BS,	b.	R	5	SR	2	(5	SR), '	Y	В	LK	(Ν	ЛА	A									3			
ор		#	ор	n	1 #	‡ (q	n	#	0	p	n	#	0	p	n	#	0	p	n	#	0	ı q	n i	#	op	r	1 4	#	or		n	#	ор	n	-#	10	p	n	#	or	n n	, #	# (qc	n	#	or		n #	# c	qq	n	#	ор	n	#		IP	Ľ	N	J '	v	m	x	D	-	z	C
-			-1		+						+				+			1	+					+		.1		+		.1	+	+	-	30	-	-	-	+	-		1		+	+	1				-	+				_				+	-	-	+	+	-	-			_	-	+
																																		30	6	2																						•	•		•	•	•	•	•	•	•	•	•
																																		D0	6	2	2																					•	•		•	•	•	•	•	•	•	•	•
																																		10	6	2																						•	•		•	•	•	•	•	•	•	•	•
																																		20	5	2	2																					•	•		•	•	•	•	•	•	•	•	•
																																		A7	5	3	5																																
																																																										•	•	*	•	•	•	•	•	•	1	•	•
71 ⁻ E + n	10	5																																																								•	•		•	•	•	•	•	•	•	•	•
																																		F8 FF		2	2																					•	•		•	•	•	•	•	•	•	•	•
71 C0 + n		5																																																								•	•		•	•	•	•	•	•	•	•	•
																																		50	6	2	2																					•	•		•		•	•	•	•	•	•	•
																																		70	6	2	2																					•	•		•	•	•	•	•	•	•	•	•

		Operation				_			_			-			_	Ac	_	_	_	-	_	_	_										_	_	
Symbol	Function	length (Bit)		MF			MI n la		0		A n∣≠	t r		IR n									DIR n	2) #	(DI on	IR, n	X) #	(DI op	R),	Y L	DI	R) #	L(E)IR)), T
CBEQ (Notes 1 and 3)	if Acc = IMM or M = IMM then PC \leftarrow PC + cnt + REL(-128 to +127) (cnt: Number of bytes of instruction)	16/8			T				A	.6 1	63	3 4 6	1	_	-			7				op		TT I	op		п	υp				"			,
CBEQB (Note 1)	if AccL = IMM8 or M8 = IMM8 then PC \leftarrow PC + cnt + REL (-128 to +127) (cnt: Number of bytes of instruction)								A:	2			2	8	4																				
CBNE (Notes 1 and 3)	if Acc \neq IMM or M \neq IMM then PC \leftarrow PC + cnt + REL (-128 to +127) (cnt: Number of bytes of instruction)									1	6 3 7 4	_7/		9	5																				Ī
CBNEB (Note 1)	if $A_{CCL} \neq IMM8$ or $M8 \neq IMM8$ then $PC \leftarrow PC+cnt+REL(-128 to +127)$ (cnt: Number of bytes of instruction)	8								2			2	8	4																				
CLC	C←0	_	14	1	1																														Ī
CLI	I←0	-	15	3	1																														
CLM	m←0	-	45	3	1																														
CLP	$PS_{L}(bit n) \leftarrow 0$ (n = 0 to 7. Multiple bits can be specified.)	-				98	8 4	2																											Ī
CLR (Note 1)	Acc←0	16/8									1 1 2 2																								
CLRB (Note 1)	Accl←0016	8									1 1 2 2																								
CLRM	M←0	16/8										C	92 :	5 2	2																				Ī
CLRMB	M8←0016	8										С	:2 :	5 2	2																				t
CLRX	X←0	16/8	E4	1	1																														t
CLRY	Y←0	16/8	F4	1	1							T																							t

																										Ac	bb	re	SS	sin	na	M	loc	de	s																							F	rc	DCF		sor	S	tat	tus	s re	ai	ste	ər
AE	35		AE	3.9	; ;	x	AF	3.5		Y	-	AF	31		A	BI		x	1	A	3.9	;)	1	(A												REI		Ь	IR	b	R	AR	S ł) R		S	R		(S	R)	Y		BL	К	1	MA	A	10											
op r		#	op	n	., 4 1	¥	op	n	,	· ¥	, 00		h	#	0		n l	#			nl	#	or	,	h	#	00	r	-, '	•/ #	op	n	#	¥ 1	ac	n	-#	0	р,	n]:	#	00	n	#	0		n i ;	#	a0	n	#	or) n	#	or) r	n #	ť	IF	<u>่</u> ข	+	1	//r	$\frac{1}{n}$	x	D	-	z	č
ор . 			οþ	<u> </u>	+		٩Þ	-			νp	1							1				1	-	+		۹Þ	1	+		٩Þ		+	-	90					-		op				1.	+		۹Þ			40			10	1.		+											
																																																										•	•	•	1	11	/	•	•	•	•	Z	С
																																																										•	•	•	• •	N N	/	•	•	•	•	Z	С
																																																										•	•	•	• •	N 1	/	•	•	•	•	Z	С
																																																										•	•	•	• •	N N	/	•	•	•	•	z	С
																																																										•	•	•		•	•	•	•	•	•	•	0
																																																										•	•	•		•	•	•	•	•	0	•	•
																																																		_								•	•	•		•	•	0	•	•	•	•	•
																																																										•	•	•		Sp	ec co	m	ed es	fla "O	ag ."		
																																																										•	•	•	, ()	•	•	•	•	•	1	•
																																																										•				р •				•			
D7 5	;	3																																																								•	•	•		•	•	•	•	•	•		•
C7 5	:	3																																																								•	•	•	•	•	•	•	•	•	•	•	•
																								I																																		•	•		•	0	•	•	•	•	•	1	•
																																																										•	•		•	0	•	•	•	•	•	1	•

		Operation						_			_			-	٩d	_	-	_	_	-	_	_									_	_	_
Symbol	Function	length (Bit)		MP			MN			A	4	D	IR n #		IR	X	D	IR	Y #	(DIF	R)	(D	IR,	X)	(D	IR),	Y #	L(E) L(I t op	DIR), Y
CLV	V←0	-	65		1	op	n	#	op	II 7	+ 0	p	1 #	0		#	oł		#	op	n	#	op	n	#	op	n	#	Ър		04		#
CMP (Notes 1 and 2)	Acc – M	16/8				46 81 46	1				4, 8 4,	1 4	3 2 1 3		1 5					11 40 91 40	6		41	7	3	11 48 91 48		3	12		11 49 91 49	9	
CMPB (Note 1)	AccL- IMM8	8				38	1																						72				
CMPD	E – M32	32				3C	3	5			B	A 6	6 2	BE	3 7	2				11 B0	9		11 B1			11 B8	10	3	11 1 32	1 3	5 11 B9	12	3
CMPM (Note 3)	M – IMM	16/8									5	1 t 3	5 4																				
СМРМВ	M8 – IMM8	8									5		5 4																		T		
CMPMD	M32 – IMM32	32									5 A		7 7																				
CPX (Note 8)	X – M	16/8				E6	1	2			2	2 :	3 2																				
CPY (Note 8)	Y – M	16/8				F6	1	2			3	2 3	2																				
DEBNE (Note 4)	$\begin{array}{l} M \leftarrow M - IMM(IMM = 0 \text{ to } 31) \\ \text{if } M \neq 0, \text{ then } PC \leftarrow PC + \text{cnt} + REL \\ (-128 \text{ to } +127) \\ (\text{cnt: Number of bytes of instruction}) \end{array}$	16/8									A H	0	2 4																				
DEC (Note 1)	$Acc \leftarrow Acc - 1$ or $M \leftarrow M - 1$	16/8							B3 81 B3			2 6	6 2	9E	8	3																	
DEX	X←X – 1	16/8	E3	1	1																										Ī		
DEY	Y←Y – 1	16/8	F3	1	1																										T		
DIV (Notes 2, 9, and 10)	A (quotient) ← (B, A) ÷ M B (remainder)	16/8				31 E7	15	3			2 E.	1 1 A	6 3	21 EE	17	3				21 E0		3	21 E1	19		21 E8			21 2 E2	20 3	8 21 E9	21	3

																									A	٩c	ldı	e	ss	in	a I	Mo	bc	es																								TF	ro	oce	ess	or	S	tat	tus	s re	ais	ste	er
	B	s	A	BS	S.	x	AE	35	.)	7	A	١E	3L		A	BL		х	()	٩E	S)	L(AE			(Al								RE	ΞL	Τ	DIF	2. b	. R	AE	3S.	b.	R	ę	SR	2	(5	SR	2).	Y	В	3Lł	$\langle $	Ν	ЛА	A									3			
, op														#	op	r	, . n	#	,, ob	r	1 #	ý ¥ (- <u>,-</u>	n	n #	/ #	op	n	#	ć	p	n	#															0	p ı	n	# (f	تــ IP	 ل	ħ	1	/n	n	x	D		z	c
				_							-																								T										-													•	1	_	_	• 0	_	_	_	•		•	•
4E 81	3	3	4	F 4	4	3	11 46	5	4	4	11 4C	5	;	5	11 4D	6		5																	T									•	11 43	5	3	1 ⁻ 4-	1 8 4 1 8	3	3							•	•	•	• N	1 V	, ,	•	•	•	•	z	С
81 4E	4	4	81 4F	1 5 F	, ,	4	91 46	5	4	4	91 4C	5		2	91 4C)		5																				_							91 43	5	3	9 44	1 8 4	5	3							Ļ		_	+	+	_					_	_
																																																										•	•			N N		•	•	•	•	Z	С
BE	6	3	BF	F 7	7 :	3	11 B6	8	4	L ·	11 3C	8	5	5	11 BC	9	9	5																										l	11 B3	8	3	1' B	1 1 4	1	3							•	•	•	N	IV	/ .	•	•	•	•	z	С
51 27	5	5																																	T																							•	•	•		1 V	, . 	•	•	•	•	z	С
51 26	5	5																																	t																							•	•	•	· N	4 V	, ,	•	•	•	•	z	С
51 A7	7	8																			Ì														+																							•	•	•	• •	1 /	, . 	•	•	•	•	z	С
41 2E	4	4																																	t																							•	•	•	· N	4 V	, ,	•	•	•	•	z	с
41 3E	4	4																																	T																							•	•	•	N	1 V	1	•	•	•	•	z	с
D1 E0 + imr	11 n	5																																	T														T									•	•	ſ	•	• •	, † ,	•	•	•	•	•	•
97	6	3	4' 91	1 8 F	8	4																													T														T									•	•	•	N	1.	ŀ	•	•	•	•	z	•
																																			T																							•	•		• •	• •	, , ,	•	•	•	•	z	•
																					Ì														T														T									•	•	•	N	1.	ŀ	•	•	•	•	z	•
21 EE	16	4	21 Ef	1 1 F	7	4	21 E6	17	4	L 1	21 EC	17	7	5	21 EC	1	8	5																											21 E3	17	3	2 [:] E	1 2 4	0	3							•	•	•	N	1 \	'	•	•	•		z	с

		Operation															ssi			_	_	-	_					_				_		_	_
Symbol	Function	Operation length (Bit)		MP		MN			A		_	DIR					DI				DIR											R)			
DIVS (Notes 2, 9, and 10)	A (quotient) ←(B, A) ÷ M B (remainder) (Signed)	16/8	ор	n	ор 31 F7	_		ор	n		_	23	3	_	24	_	ор	n			_	3	3	_	26	3		26	3		27	# 3			
DXBNE (Note 4)	$X \leftarrow X - IMM (IMM = 0 \text{ to } 31)$ if $X \neq 0$, then $PC \leftarrow PC + cnt + REL$ (-128 to +127) (cnt: Number of bytes of instruction)	16/8			01 C0 +		3																												
DYBNE (Note 4)	$Y \leftarrow Y - IMM (IMM = 0 \text{ to } 31)$ if $Y \neq 0$, then $PC \leftarrow PC + cnt + REL$ (-128 to +127) (cnt: Number of bytes of instruction)	16/8			01 E0 +		3																												
EOR (Notes 1 and 2)	Acc←Acc∀M	16/8			76 81 76		2 3					3 4	3						2	70		3	3	71		3	11 78 91 78	7		72	8	3	79		
EORB (Note 1)	Accl←Accl∀IMMB	8			33 81 33		2 3																												
EORM (Note 3)	M←M∀IMM	16/8									51 73	7	4																						
EORMB	M8←M8∀IMM8	8									51 72	7	4																						_
EORMD	M32←M32∀IMM32	32									51 F3	10	7																						
EXTS (Note 1)	$\begin{array}{c} Acc \leftarrow AccL (Extension sign) \\ (Bit 7 of AccL = 0) \\ b_{15} & b_7 & b_0 \\ \hline 00000000 & 0 \\ \hline AcCH & AccL \\ (Bit 7 of AccL = 1) \\ b_{15} & b_7 & b_0 \\ \hline 1111111 & 1 \\ \hline AcCH & AccL \\ \end{array}$	16						35 81 35	1																										
EXTSD	$\begin{array}{c c} E \leftarrow E_L(=A) & (Extension sign) \\ (Bit 15 of A = 0) \\ b_{15} & b_0 b_{15} & b_0 \\ \hline 0000_{16} & 0 \\ \hline E_H(B) & E_L(A) \\ (Bit 15 of A = 1) \\ b_{15} & b_0 b_{15} & b_0 \\ \hline FFFF_{16} & 1 \\ \hline E_H(B) & E_L(A) \end{array}$	32						31 B0	5	2																									
EXTZ (Note 1)	Acc ← AccL (Extension zero) b15 b8 b7 b0 00000000	16						34 81 34																											
EXTZD	$ \begin{array}{c c} E \leftarrow E_{L}(=A) \; (Extension \; zero) \\ b_{15} & b_{0} \; b_{15} & b_{0} \\ \hline 0000_{16} & \\ \hline E_{H}(B) & E_{L}(A) \end{array} $	32						31 A0	3	2																									

																						A	١do	dre	ss	ing	g١	Ло	de	s																										s re			
AE		1	AB	BS,	Х	A	BS	;, `	1	A	Bl	_	A	B	L, 1	X	(A	٩B	S)	L	(Al	3S) (/	٩B	S,)	()	S	ΓK		R	EL	D	IR,	b, R	AB	IS, I	o, R		SF	2	(S	SR)	, Y	E	3Lk			1AA	1	0	9 8	3 7	6	5	4	3	2	1	0
ор г	n ‡	# (ор	n	#	op	o r	n #	‡ (эр	n	#	0	рI	n	#	ор	n	#	0	p r	#	ŧ o	рı	n ‡	# c	р	n	# c	p I	n #	! O	p r	n #	op	n	#	ор	n	#	ор	n	#	ор	n	#	ор	n	#	IF	۶Ľ	N	V	m	x	D	I	z	С
21 2 FE	3 4	4	21 FF	24	4	21 F6	1 24 6	4 4	4 2 F	21 -C	24	5	2' Fl	1 2 D	25	5																						21 F3	24	3	21 F4	27 1	3							•	•	• N	V	•	•	•	I	z	С
																																																		•	•	•	•	•	•	ē	•	•	•
																																																	•	•	•	•	•	•	•	•	•	•	•
7E 3	1 3	3	7F	4	3	11	15	4	1	1	5	5	1'	1	6	5				T							+		1	1		t	T					11	5	3	11	8	3							•	•	• •			•	•	•	z	•
81 4	. 4	1 8	81	5		76 91				7C 91	5		7[9		6	5																						73 91	5	3	74 91	8	3																
7E		7	7F	Ŭ		76	6		7	rC	Ĵ	Ĵ	7[D	-	Ĩ																						73	Ľ		74	ļ	ľ																
																																																	•	•	•	• N	•	•	•	•	•	z	•
51 7 77	, f	5																																															,	•	•	• N	•	•	•	•	•	z	•
51 7 76	. 6	5																																															,	•	•	• N	•	•	•	•	•	z	•
51 1(F7	0 8	8																																															•	•	•	• N	•	•	•	•	•	z	•
																																																	•		•	· N	•	•	•	•	•	z	•
																																																		•	•	• N	•	•	•	•	•	Z	•
																																																	,	•	•	• 0	•	•	•	•	•	z	•
				_																																													•	•	• •	• 0	•	•	•	•	•	z	•

		Operation				_								-			-		ng l	-			_			_			_			_	
Symbol	Function	Operation length (Bit)	l op	MP			MN			A	# 6		IR						R, Y n #			IR)			₹, X	() ()		R), Y	Ĺ	(DII	R)	L(D	JIR)
INC	Acc←Acc + 1	16/8	υρ	11	#	υρ	11			n : 1				2 4	11			'P	#	10	/ n	' # 		<u>ч</u> 1	1	- 0	h l	#	up	11	#	J	11
(Note 1)	or	10/0							81	2	2			8	B																		
NIX	M←M + 1	10/0							A3	_	_	_	_	_	_	_	_	_				+		_	_	+		_				Н	
INX	X←X + 1	16/8	C3	1	1																												
NY	Y←Y + 1	16/8	D3	1	1																					+							
JMP/JMPL	When ABS specified PCL←ADL PCH←ADM	-																										-					
	When ABL specified PCL←ADL PCH←ADM PG←ADH																																
	When (ABS) specified PCL←(ADM, ADL) PCH←(ADM, ADL + 1)																																
	When L(ABS) specified $PCL \leftarrow (ADM, ADL)$ $PCH \leftarrow (ADM, ADL + 1)$ $PG \leftarrow (ADM, ADL + 2)$																																
	When (ABS,X) specified $PCL \leftarrow (ADM, ADL + X)$ $PCH \leftarrow (ADM, ADL + X + 1)$																																
JSR/JSRL	$ \begin{array}{l} \mbox{When ABS specified} \\ \mbox{PC} \leftarrow \mbox{PC} + 3 \\ \mbox{M(S)} \leftarrow \mbox{PCH} \\ \mbox{S} \leftarrow \mbox{S} - 1 \\ \mbox{M(S)} \leftarrow \mbox{PCL} \\ \mbox{S} \leftarrow \mbox{S} - 1 \\ \mbox{PCL} \leftarrow \mbox{ADL} \\ \mbox{PCH} \leftarrow \mbox{ADM} \\ \mbox{PCH} \leftarrow \mbox{ADM} \\ \end{array} $	_																															
	When ABL specified $PC \leftarrow PC + 4$ $M(S) \leftarrow PG$ $S \leftarrow S - 1$ $M(S) \leftarrow PCH$ $S \leftarrow S - 1$																																
	$ \begin{array}{l} \mbox{When (ABS,X) specified} \\ \mbox{PC} \leftarrow \mbox{PC} + 3 \\ \mbox{M(S)} \leftarrow \mbox{PCH} \\ \mbox{S} \leftarrow \mbox{S} - 1 \\ \mbox{M(S)} \leftarrow \mbox{PCL} \\ \mbox{S} \leftarrow \mbox{S} - 1 \\ \mbox{PCL} \leftarrow (\mbox{AD}_{M}, \mbox{AD}_{L} + X) \end{array} $																																
LDA	$PCH \leftarrow (ADM, ADL + X + 1)$ Acc $\leftarrow M$	16/8	\mathbb{H}			16	1	2	+	+	1	Δ	3 '	2 1	B	4	2	-	+	11	6	2	1.	1	7 2	1	8 6	6 2	11	8	3	10	8
(Notes 1 and 2)		10/0				81	2				8	51 ·		3 8	31					10 91) 6		1 [.] 9 [.]	1		3 8	17	7 3	12 91	8	3	81	9
LDAB	Acc←M8 (Extension zero)	16	\vdash			16 28	1	2	+	+		A A 3	3 2	1 2 (B B	4 2	2	+	+		6	3		1 7	7 3		8 8 6	6 2		8		19 09	
(Note 1)						81	2	2						3 8						00		2	0,		7 3		1 7	1 2	02 01	8	3	81	9

																						_	Ac	ldı	es	ssi	nc	1 1	/lo	de	s																						P	rc	DCE	ess	sor	S	tat	tus	s re	gis	ste	er
AE			AB	sS,	Х	A	BS	3, '	Y	Α	B	L	A	٨B	L, 1	Х	(/	AB	S)	L	.(A	B	S)	(AE	3S	, X)	SI	٢K		R	E	-	DI	R, t), R	AB	S, ł), R		SI	R	((SI	R)	, Y		BL	K	1	MA	A	10) 9	9 8	3	7	6	5	4	3	2	1	0
op I	n	# (ор	n	#	op	r	n i	# (эр	n	#	0	р	n	#	ор	n	#	t C	p	n	#	ор	n	#	0	рı	ni	# 0	р	n	#	ор	n	#	op	n	#	op	o r	n #	# c	эр	n	#	op	n	#	op	n	#		IP	۲L	1	۱V	V r	n	х	D	I.	z	С
87 (6		41 8F	8	4																																																•	•	•	• 1	N	•	•	•	•	•	z	•
																																																					•	•		• 1	N	•	•	•	•	•	z	•
																																																					•	•	•	• •	•	•	•	•	•	•	z	•
9C 4	4	3								ĸĊ	5	4					31 5C	7	4	1 3 5	it s D	9	4	BC	7	3																											•	•				•	•	•	•	•	•	•
90												4												BD	8	3																											•	•					•		•		•	•
1E 3 81 4 1E	3	3	1F	4	3	11 16	5	;	4	IC	4	4	1	D	5	4											Ī													11 13	5	3	3 1	11 14	8	3							•	•	•		•		•	•	•		z	•
81 4 1E	4	4	81 1F	5	4	91 16	5	5	4	31 IC	5	5	8	1 D	6	5																								91 13	5	5 3	39	91 14	8	3																		
OE 3	3	3 (0F	4	3	11	5	;	4 ()C	4	4	0	D	5	4			t	+	╈						t	T	\dagger	1						t	t			11	1 5	; ,	2 4	11	Q	2		t		t	t	t	•	•	•	•) •	,	•	•	•••	, ;	z	•
0E 3 81 4 0E	4	4	81 DE	5	4	91	Ę	5	4	31 NC	5	5	8	1	6	5																								03 91	5	5 ;	3 9	04 91	8	3																		

															Ac	ddr	es	sir	ng	Mo	ode	es									—		_	-
Symbol	Function	Operation length (Bit)		MF			MN			A			DIF		DIF						(D							R), Y						
		iengin (bii)	ор	n	#	ор	n	#	ор	n	#	ор	n	#	οр	n ‡	# 0	р	n #	ŧ o	p r	n	# o	p r	n i	# 0	ıp r	n #	op	n	#	ор	n	\$
LDAD	E←M32	32				2C	3	5				8A	6	2	BB 1	7	2			1 8) :	3 1 8		0	38	89	9 2	11 82		3	89	11	2
LDD n (Notes 11 and 12)	DPRn←IMM16 (n = 0 to 3. Multiple DPRs can be specified.)	16				?0 B8 ?0	11 +	4 2 + 2 i	-																									
LDT	DT←IMM8	8				31 4A	4	3																										
LDX (Note 8)	X←M	16/8				C6	1	2				02	3	2				41 05	5 3	3							T							
LDXB	X←IMM8 (Extension zero)	16				27	1	2																										
LDY (Note 8)	Y←M	16/8				D6	1	2				12	3	2	41 8 IB	5 3	3																	
LDYB	Y←IMM8 (Extension zero)	16				37	1	2																										
LSR (Note 1)	Logical shift to the right by 1 bit m = 0 Acc or M16 $0 \rightarrow \boxed{b_{15}b_{0}} \rightarrow C$ m = 1 $Acc_{L} \text{ or } M8$ $0 \rightarrow \boxed{b_{7}b_{0}} \rightarrow C$	16/8							43 81 43	1		21 2A	7	3	21 2B	8 ;	3																	
LSR #n (Note 4)	Logical shift to the right by n bits (n = 0 to 15) m = 0 $\longrightarrow b_{15} \dots b_{0} \rightarrow C$ m = 1 A_{L} $0 \rightarrow b_{7} \dots b_{0} \rightarrow C$	16/8							C1	6 + imn																	Ť							
LSRD #n (Note 4)	Logical shift to the right by n bits (n = 0 to 31) E $0 \rightarrow b31 \dots b0 \rightarrow C$	32								8 + imn																	T							

																									A	dd	re	ss	in	g	M	00	de	s																						Т	P	roo	ces	sso	or :	Sta	atu	IS I	reg	jist	ter
F	B	s	A	B	S,	Х	A	BS	5,	Y		٩E	3L		A	BL	.,)	<	(A	λB	S)	L	(A			(A									EL		DIF	R, Ł	, R	AE	3S,	b,	R	ę	SR		(S	SR)),)	1	BL	K	Τ	M	AA												0
ор	n	#	0	р	n	#	o	o I	n	#	op	r	n	#	ор	r	1 #	¥ (òp	n	#	0	p	n	#	op	n	#	ý ŧ	op	n	#	0	р	n	#	ор	n	#	op	r	n i	# (op	n	#	op	n	#	o	o n	n #	! O	р	n	#		IPL	_	N	V	m	x	D	1	z	c
8E						3		8																																			,		8	3		1'									_	_	_	_	_	_	_	_	_	-	•
																																																									•	•	•	•	•	•	•	•	•	•	•
																																																									•	•	•	•	•	•	•	•	•	•	•
07	3	3					4 [.]		5	4																																															•	•	•	N	•	•	•	•	•	z	•
																																																									•	•	•	0	•	•	•	•	•	z	•
17	3	3	4 [.] 11	1 : F	5	4																																																			•	•	•	N	•	•	•	•	•	z	•
																																																									•	•	•	0	•	•	•	•	•	z	•
21 2E	7	4	2 [.] 21	1 F	8	4																																																			•	•	•	0	•	•	•	•	•	Z	C
																																																									•	•	•	0	•	•	•	•	•	Z	C
																																																									•	•	•	0	•	•	•	•	•	z	С

		Operation					_		_			_			_			esti		_					_		_		_		_
Symbol	Function	length (Bit)			IIV op i			MM n			A n #		DI					DI								IR),					
MOVM (Note 2)	m = 0 M16(dest)←M16(source)	16/8		IMM		1 7	r op		# 0	γ		_	-	5 3	-	7	-	op		#	ορ	 #		1 #			# U	p n	π	op	
	m = 1 M8(dest)←M8(source)		0	DIR								58	6	5 3																	
			Source	DIR, X																											
				ABS								5C 5D																			_
MOVMB	M8(dest)←M8(source)	8		ABS, X							-	AS				7	4		_	_											+
		Ū								-	+		6		3/		·		_												_
			Source	DIR DIR, X							-								_										_		-
			SoL	ABS					+		+	40	6	6 4					_				+	-		$\left \right $	-				+
				ABS, X					+		+	40	7	4									+	T			-		_		+
MOVR (Notes 7 and 13)	m = 0 M16(dest1) ←M16(source1) ⋮ :	16/8		IMM								61 10 + n	+ 51																		
	$M16(dest n) \leftarrow M16(source n)$ $m = 1$ $M8(dest1) \leftarrow M8(source1)$			DIR								61 50	3																		
	: M8(dest n)←M8(source n) (n = 0 to 15)		Source	DIR, X																											
				ABS								61 90 + n	+ 61	8 2 - + n 3r																	
				ABS, X								71 10 + n	+																		
MOVRB (Note 7)	M8(dest1) ←M8(source1) : M8(dest n)←M8(source n)	8		IMM								n	+ 5r	• + 1 2r	n																
	(n = to 15)			DIR								61 40 + n	3 + 6r	2 + n 2r	n																
			Source	DIR, X																											
				ABS								80 + n	+ 61	1 2 + n 3r	n																
				ABS, X								71 00 +	3 + 61	8 2 + n 3r	n																

																										[De	est	tir	nat	tio	n																											Pr	00	e	SS	or	St	at	us	s re	eg	is	ter
	BS	;	AI	BS	i, X	(A	B	S,	Υ	,	٩E	3L		A	BL	.,)	x	(/	٩E	s)	L((Al	BS	5)	(A	BS	S,)	()	S	SТ	ĸ		F	RE	L	D	IR,	, b,	R	AE	3S,	b,	R	;	SF	2	(SR	?),	Υ	В	Lk	(Ν	ЛA	۱A	1	0	9	8	7	6	6 5	; .	4	3	2	1	0
ор		#	ор	n	#	0	р	n	#	op	r	n	#	op	r	1	#	ор	r	n i	#	op	o r	n :	#	ор	r	n i	¥	ор	n	n đ	# (эр	n	#	0	р	n	#	op	o r	n i	#	ор	n	#	0	р	n	# 0	эр	n	#	ор	r	n #	ŧ	I	PL		N	٧	/ n	n :	х	D	I	Z	: 0
96	4	4	31 57	6	5																																																						•	•	•	•	•		•	•	•	•	•	•
78	5	4																																																																				
79	6	4																																																																				
7C	5	5																																																																				
B9	4	4	31	6	5																																																						•	•	•	•	•		•	•	•	•	•	
68	5	_	3B			╎	+	+	_			+				+	_							+	_			┼										+				+								+																				
69	6	4					+	+								+												+																						+								-												
6C	5	5																																																								-												
61 30 + n	3 + 4n 3	2 + 3n																																																									•	•	•	•	•		•	•	•	•	•	•
61 70 + 5 n	3	2																																																																				
71 70 + n	2	2																																																																				
61 B0 + 9 n	3 + 5n	2 + 4n																																																																				
61 20 + 4 n	3 + 4n 3	2 + 3n																																																									•	•	•	•	•		•	•	•	•	•	•
61 60 + 1 n	3 + 5n 3	2 + 3n																																																																				
 71 60 + n	3 + 6n 3	2 + 3n																										t																																										
61 A0 + n	3 + 5n	2 + 4n														T												T													-							T																						

		Operation	L					_		_				-		_	-	ing	_							_					_	_	_
Symbol	Function	length (Bit)	l op	MP	_		1M			۹ ۵ +		DI						R,													R)		
MPY (Notes 2 and 14)	(B, A)←A X M	16/8	op	n		ор 31 С7	-	-	p	n #	_	19	-	21 CE	10	-	ор	n		_	_	3	_	12	_	_	1 12	_	_	13	#	_	_
MPYS (Notes 2 and 14)	(B, A)←A X M (Signed)	16/8				31 D7	8	3			2 D		3	21 DB		3				21 D0	11		21 D1		2 3	3 2 D		2 3	21 D2		3	21 ⁻ D9	14
M∨N (Note 15)	$\begin{array}{l} M(Y+k) \leftarrow M(X+k) \\ k=0 \text{ to } i-1 \\ \left(\begin{array}{c} \text{i: Number of transfer bytes} \\ \text{specified by accumulator A} \end{array} \right) \end{array}$	16/8																															
MVP (Note 16)	$\begin{array}{l} M(Y-k) \leftarrow M(X-k) \\ k=0 \ \text{to} \ i-1 \\ \left(\begin{array}{c} \text{i: Number of transfer bytes} \\ \text{specified by accumulator A} \end{array} \right) \end{array}$	16/8																															
NEG (Note 1)	Acc← –Acc	16/8						1	24 81 24																								
NEGD	E← -E	32						;		4 2	2																						
NOP	PC←PC + 1 When catty occurs in PC PG←PG + 1	_	74	1	1																												-
ORA (Notes 1 and 2)	Acc←Acc∨M	16/8				56 31 : 56	1					14		5B 81 5B					-	50		3	51			58 58 3 9 ⁻ 51	3 1 7		52	8	3	59	
ORAB (Note 1)	Acc⊧←Acc⊧∨IMM8	8			(63	1																				-						
ORAM (Note 3)	M←M∨IMM	16/8									5 3:	17	4																				
ORAMB	M8←M8∨IMM8	8									5 3		4																				
ORAMD	M32←M32∨IMM32	32									5 B) 7																			-	
PEA	M(S)←IMMH S←S – 1 M(S)←IMML S←S – 1	16																															
PEI	$\begin{array}{l} M(S) \leftarrow M((DPRn) + dd + 1) \\ S \leftarrow S + 1 \\ M(S) \leftarrow M((DPRn) + dd) \\ S \leftarrow S - 1 \qquad (n = 0 \text{ to } 3) \end{array}$	16																								Ť							

																										A	١d	dr	es	ssi	ing	g I	Mo	bd	es		 	 																P	ro	ce	ss	or	Sta	atu	s r	eg	ist	er
	ЗS		AE										BL		1	٩E	3L	, X	((A	٩B	S)	I	_(/	AE	3S) (AE	3S	, X)	S	Τk	(i, b,		SF			SF			В	BLŁ	<		ЛA	A	10) 9	8	7	6	5	4	3	2	1	0
ор	n											р	n	#	c	р	n	#	ŧ	эp	n	#	ŧ (pp	n	#	ŧ (р	n	#	0	р	n	#								n	#					ор	n	#	ор	n	#		IP	Ľ	N	V	m	x	D	I	z	С
21 9 CE	9	4	21 CF	10	4	4	21 26	10) .	4	21 CC	1	0	5	2	21 CD	11	Ę	5																						21 C3	10			1 1									•		1	-	-	-	-	-	-	-	0
21 9 DE	9.	4 3	21 DF	10		4	21 D6	10)	4	21 D(1	0	5	2	21 DD	11	ŧ	5																						21 D3	10	3	2 D	:11 04	3	3							•	•	•	N	•	•	•	•	•	z	0
																																																2B	5 + 5i	4				•	•	•	•	•	•	•	•	•	•	•
																																																2A	9 + 5 i	4				•	•	•	•	•	•	•	•	•	•	•
																																																						•	•	•	N	v	•	•	•	•	z	С
																																																						•	•	•	N	v	•	•	•	•	z	С
																																																						•	•	•	•	•	•	•	•	•	•	•
5E 3		4	81			1	56 91	5		4	50 91) 1			5	5D 91	6																								11 53 91	5		5 9	4									•	•	•	N	•	•	•	•	•	z	•
5E		:	5F			*	56				50				5	5D																									53			5	4									•	•	•	N	•	•	•	•	•	z	•
51 7 37																																																						•	•	•	N	•	•	•	•	•	z	•
51 7 36	7 4	5																																																				•	•	•	N	•	•	•	•	•	z	•
51 1 B7	0	8																																																				•	•	•	N	•	•	•	•	•	z	•
																															3	C	5	4																				•	•	•	•	•	•	•	•	•	•	•
																															3	B	7	3																				•	•	•	•	•	•	•	•	•	•	•

APPENDIX Appendix 6. Machine instructions

		Operation				-			_			_				_			_	з N	_	_				_			_		_
Symbol	Function	length (Bit)	l op	MF			MN n		00	A			DIF					D									Y # (
PER	$\begin{array}{c} EAR{\leftarrow}PC+IMM16\\ M(S){\leftarrow}EARH\\ S{\leftarrow}S-1\\ M(S){\leftarrow}EARL\\ S{\leftarrow}S-1 \end{array}$	16			#	op		#	op		#			#	op		#	op		#	υρ		#	op	 #	op	 # 0	90	+ 0		
PHA	$\begin{array}{l} m=0\\ M(S)\leftarrow AH\\ S\leftarrow S-1\\ M(S)\leftarrow AL\\ S\leftarrow S-1\\ m=1\\ M(S)\leftarrow AL\\ S\leftarrow S-1\\ \end{array}$	16/8																													
PHB	$\begin{array}{l} m = 0 \\ M(S) \leftarrow B_{H} \\ S \leftarrow S - 1 \\ M(S) \leftarrow B_{L} \\ S \leftarrow S - 1 \\ m = 1 \\ M(S) \leftarrow B_{L} \\ S \leftarrow S - 1 \end{array}$	16/8																													
PHD	$\begin{array}{l} M(S) \leftarrow DPR0 H \\ S \leftarrow S - 1 \\ M(S) \leftarrow DPR0 L \\ S \leftarrow S - 1 \end{array}$	16																													
PHD n (Note 11)	$\begin{array}{l} M(S) \leftarrow DPRn \mbox{H} \\ S \leftarrow S - 1 \\ M(S) \leftarrow DPRn \mbox{L} \\ S \leftarrow S - 1 \\ \end{array} (n = 0 \mbox{ to } 3) \\ \mbox{When multiple DPRs are specified, the above operations are repeated.} \end{array}$	16																													
PHG	M(S)←PG S←S – 1	8																													
PHLD n (Note 11)	$\begin{array}{l} M(S) \leftarrow DPRn \mbox{\tiny H} \\ S \leftarrow S - 1 \\ M(S) \leftarrow DPRn \mbox{\tiny L} \\ S \leftarrow S - 1 \\ DPRn \leftarrow IMM16 (n = 0 \mbox{ to } 3) \\ \end{array}$ When multiple DPRs are specified, the above operations are repeated.	16																													
PHP	$\begin{array}{l} M(S) \leftarrow PSH\\ S \leftarrow S-1\\ M(S) \leftarrow PSL\\ S \leftarrow S-1 \end{array}$	16		·																										+	
PHT	M(S)←DT S←S – 1	8																												+	

																									A	d	dr	es	ss	in	a	M	00	le	\$																							Tí	Pr	00	es	sso	or	Sta	atu	ISI	reç	ais	ste	er
AB	s		AE	35	>		٨B	s	Y	1	Α	B	1	Т	AI	BI	;	<u> </u>	()	٨B	S)	, li	0	AF												FI		ח	IR	h	R /	AB:	S, t	R		s	R		(S	R)	Y		BL	к	Т	M	٩A	1	0	9	8	7	6	5	4	3	2		1	0
op r		#	ap	n	#	0	aa	n	#	6	, aa	n	Ī	¥	00	ol r		¥	,, ao	n	4	‡ 0	20	n	#	/ (*	a	n	#	•/ • c		n	#	6	n.	n	- #	or	ol r	2, 1,	¥ 0	ac	n	#	0		n i	# 0	00	n	#	or	ol n	#	0		n i t	#	1	PI	Ĵ	N	v	m	v.		0 1		7	- C
* P .			-1-		-	+				+	. 1-				- 1-		-		- 1-			+	- 1-		-	-			-				4		-			- 1	+		-	- F			-			-	- 1-			- 1-							_	_	_									
																														4	31 4D	6	4																										•	•	•	•	•	•	•	•	•	•	•	•
																														8	85	4	1																										•	•	•	•	•	•	•	•	•		•	•
																														8	31 35	5	2																										•	•	•	•	•	•	•	•	•	•	•	•
																														8	33	4	1																									-	•	•	•	•	•	•	•	•	• •	•	•	•
																														0)1)F		2																										•	•	•	•	•	•	•	•	•	•	•	•
																														0)1)F	+	2 i																																					
																															31 60	4	2																										•	•	•	•	•	•	•	•	•			,
																														0	38)1)F	14	4																										•	•	•	•	•	•	•	•	•		•	•
																														C)1	+	2 + 2i																																					
																														A	45	4	1																									-	•	•	•	•	•	•	•	•	•		•	•
																														3	31 10	4	2																									ŀ	•	•	•	•	•	•	•	•	•	•	•	•

Appendix 6. Machine instructions

		_													Ac	ldr	es	sir	g N	Ло	de	s											
Symbol	Function	Operation length (Bit)		MF			MM			A			IR		DIF	R,)		DIR	, Y	(DIF	R)										DIR)	
PHX	$\begin{array}{l} x=0\\ M(S)\leftarrow XH\\ S\leftarrow S-1\\ M(S)\leftarrow XL\\ S\leftarrow S-1\\ x=1\\ M(S)\leftarrow XL\\ S\leftarrow S-1 \end{array}$	16/8	op	n	#	op	n	# •	qo	n	# 0	op	n	# 0	qc	n #	# 0	pr	1 #	op	n	# 1	op	n	# 0	qq	<u>n</u> #	t of	p r	1 #	op	n	#
PHY	$\begin{array}{l} x=0\\ M(S)\leftarrow Y_{H}\\ S\leftarrow S-1\\ M(S)\leftarrow Y_{L}\\ S\leftarrow S-1\\ x=1\\ M(S)\leftarrow Y_{L}\\ S\leftarrow S-1 \end{array}$	16/8																															
PLA	$\begin{array}{l} m=0\\ S\leftarrow S+1\\ A{\scriptstyle L}\leftarrow M(S)\\ S\leftarrow S+1\\ A{\scriptstyle H}\leftarrow M(S)\\ m=1\\ S\leftarrow S+1\\ A{\scriptstyle L}\leftarrow M(S) \end{array}$	16/8																															
PLB	$\begin{array}{l} m = 0 \\ S {\leftarrow} S + 1 \\ B {\scriptscriptstyle L} {\leftarrow} M(S) \\ S {\leftarrow} S + 1 \\ B {\scriptscriptstyle H} {\leftarrow} M(S) \\ m = 1 \\ S {\leftarrow} S + 1 \\ B {\scriptscriptstyle L} {\leftarrow} M(S) \end{array}$	16/8																															
PLD	S←S + 1 DPR0L←M(S) S←S + 1 DPR0H←M(S)	16																															
PLD n (Notes 11 and 12)	$\begin{array}{l} S {\leftarrow} S + 1 \\ DPRn {\leftarrow} M(S) \\ S {\leftarrow} S + 1 \\ DPRn {\mapsto} {\leftarrow} M(S) (n = 0 \ to \ 3) \\ \end{array}$ When multiple DPRs are specified, the above operations are repeated.	16																															
PLP (Note 22)	S←S + 1 PSL←M(S) S←S + 1 PSH←M(S)	16																															
PLT	$S \leftarrow S + 1$ $DT \leftarrow M(S)$	8																															

20-88

																										,	Ad	dd	lre	s	si	in	g I	M	00	de	s																										Т	Pı	ro	ce	ss	50	r S	Sta	atu	JS	re	gi	ist	ie	r
AB	s		AE	35	.)	x	AE	35	5.	Y		A	BL	_	1	٩E	3L	, X	Ċ	(A	٨B	S)	L	A											Τ		E	L	Tc	DIF	R. 1). F	R A	١B	S. I	b. F	R	3	SR	2	(SF	R).	Y		BL	ĸ	Т	Ν	٨A	A													1		
op r	ŧ	ŧ (ac	n	Í	¥	op	r	Í	#	0	5	n	#	6	ac	n	, #	1	à	n	t t	ŧ	or	br	h	#	ò		n	#	c	ad	n	#	1	ac	n	#	6	ad	n	Ť#	1	ac	n	#	1	ac	n	#	ò	p	n	#	or	n	1	¥ d	ac	n	#													z		
		+	- 1-		1		-1-				-1	+			ł	. 1-		-	+					- 1-	+			- 1		-			25		_	_	. 1-			+	. 1-			+	- 1-		-	+				-	-			- 1-		-	-	- 1-			+	_	-	-	-	-	_	_	-	-	-	_	_	+	
																																	,o	4																														•	•	•			•	•	•		•	•	•	•	
																																E	5	4	1																													•	•	•		•	•	•	•	•	•	•	•	•	
																																ę	95	4	1																													•	•		• 1	N	•	•	•		•	•	z		-
																																8	15	5	2																													•	•		• 1	N	•	•	•		•	•	z		
																																	13																															•	•	•			•	•	•	•	•	•	•	•	
																																?	7																															•	•	•	•	•	•	•	•		•	•	•	•	
																																?	7 90 35	+ 3 i																															10				sto	orc		fr					_
																																																																	ta			-	510	16	-1				_		
																																	31 50	6	2	2																												•	•	•		N	•	•	•		•	•	z	•	,

APPENDIX Appendix 6. Machine instructions

			Γ													Ad	ldr	es	si	ng	M	od	les	5											
Symbol	Function	Operation length (Bit)		MF			IM			A				IR		DIF							DIR						R),						
PLX		16/8	op	n	#	ot	n n	#	ot	o r	1 #	0	p I	ni	# c	1 qq	n #	# (qq	n	# (qq	n	# (op	n	# (op	n	¥ 0	ip i	n #	^E 0	pı	1 #
PLY	$\begin{array}{l} x=0\\ S\leftarrow S+1\\ YL\leftarrow M(S)\\ S\leftarrow S+1\\ YH\leftarrow M(S)\\ x=1\\ S\leftarrow S+1\\ YL\leftarrow M(S) \end{array}$	16/8																																	
PSH (Note 17)	$ \begin{array}{l} M(S \ to \ S-i+1) {\leftarrow} A, \ B, \ X\\ S {\leftarrow} S-i\\ i: \ Number \ of \ bytes \ corresponding\\ to \ register \ pushed \ on \ stack \end{array} $	16/8																																	
PUL (Notes 18 and 22)	A, B, X←M(S + 1 to S + i) S←S + i i: Number of bytes corresponding to register restored from stack	16/8																																	
RLA (Note 3)	Rotate to the left by n bits m = 0 (n = 0 to 65535) A $(-b_{15}b_{0})$ m = 1 (n = 0 to 255) A_{L} $(-b_{7}b_{0})$	16/8				31 07	n																												
RMPA (Note 19)	$\label{eq:metric} \begin{array}{l} m=0\\ Repeat\\ (B,A)\leftarrow(B,A)+M(DT:X)\times\\ M(DT:Y)\ (Signed)\\ X\leftarrow X+2\\ Y\leftarrow Y+2\\ i.e.i-1\\ Until\ i=0\\ m=1\\ Repeat\\ (BL,AL)\leftarrow(BL,AL)+M(DT,X)\\ M(DT,Y)\ (Signed)\\ X\leftarrow X+1\\ Y\leftarrow Y+1\\ i.e.i-1\\ Until\ i=0\\ i:\ Numder\ of\ repetitions\ (0\ to\ 255) \end{array}$	16/8																																	

																									Ad	dd	re	s	sir	ng	I N	/lc	de	es																									Pr	00	es	sso	or	St	ati	us	re	gi	ist	er
A	35	;	AE	зs	, X	<	٩B	S,	, Υ	1	Α	В	L		٩E	BL,	Х	1	(A	B	S)	L	(A	B	S)	(A	B	S, 1	X)		SI	ΓK	r	I	RE	L	1	DIR	R, E), F	RA	BS	3, b	, R		S	R	((SF	R),	Υ	E	3Lł	<	I	MA	٩A	1	0	9	8	7	6	5	4	4	3	2	1	0
ор	n	#	ор	n	#	ŧ (р	n	#	1	р	n	#	ŧ (р	n	#	c	p	n	#	0	p ı	n	#	op		n	#	op	ı la	n	#	ор	r	n #	ŧ (op	n	#	0	pp	n	#	op	o r	n #	‡ (эр	n	#	ор	n	#	ор	r	n #	ŧ	Ì	PL		N	V	m	,	x I	Б	I	z	c
																														D5	5 4	1	1																										•	•	•	N	•	•	•	•	•	•	z	•
																														Fŧ	5 4	1	1																										•	•	•	N	•	•	•	•	•	•	z	•
																																	0																																					
																														2	ii 4	F it																												•	•	•		•			•	•	•	
																														67	3	+	2																									i t	is th	re e v	sto /al	ore	e c ed, e. I oth	th n	nis the	s b e o	ec oth	or	me r	es
																																																											•	•	•	•	•	•	•	•	•	•	•	•
																																																								4 ir	rm						V							С

												Ac	ldr	es	sir	ıg I	No	de	s											
Symbol	Function	Operation length (Bit)	IMP		ММ		Α			DIR		DIF																	DIR	
ROL (Note 1)	Rotate to the left by 1 bit m = 0 Acc or M16 b15b0 C m = 1 Acc_ or M8 b7b0 C C	16/8	op n #	¢ op	n #	13	2 8	1		-	3	op 1 21 8 1B	-	+	pr	1 #	op	n	#	ор	n	#	op	n	# c	op I	n #	E OF	> n	#
ROL #n (Note 4)	Rotate to the left by n bits (n = 0 to 15) m = 0 A $(-b_{15}b_{0}) \leftarrow C$ m = 1 A_{L} $b_{7}b_{0} \leftarrow C$	16/8				60 +	1 6) + imm	2 n																						
ROLD #n (Note 4)	Rotate to the left by n bits (n = 0 to 31) $\underbrace{E}_{b31}\ldots b0} \leftarrow C \leftarrow$	32				60 +	1 8) + imn im																							
ROR (Note 1)	Rotate to the right by 1 bit $m = 0$ $Acc \text{ or } M16$ $G \to b_{15} \dots b_{0}$ $m = 1$ $Acc. \text{ or } M8$ $G \to b_{7} \dots b_{0}$	16/8					1 2		21 3A	7	3	21 8 3B	3 3	•																
ROR #n (Note 4)	Rotate to the right by n bits (n = 0 to 15) m = 0 A D D D D D D D D	16/8				20	1 6) + imn																							
RORD #n (Note 4)	Rotate to the right by n bits (n = 0 to 31) $\underbrace{\textbf{E}}_{1}$	32				20	1 8 + imn m																							

																					/	Ad	ldr	res	ssi	inc	1 N	Ло	de	s																					Т	Pr	roc	es	so	r S	Sta	tus	s re	eg	ist	er
A	BS		AB	S,	Х	AE	SS.	Y		٩B	L	/	AB	L,	Х	()	٩B	S)	L	.(A	BS	S)	(AE	3S	, X)	SI	ΓK		R	E	-	DI	R, b	, R	AB	S, t), R		SF	2	(5	SR), `	Y	BL	K	Τ	М	AA	, i								3			
ор	n	# (эр	n	#	ор	n	#	op	n	n #	# (эр	n	#	ор	n	#	0	p I	n	#	op	n	#	0	p ı	n	# (эр	n	#	ор	n	#	ор	n	#	op	n	#	op	p r	n #	ŧ o	p r	n #	# c	р	n	#		PL		N	٧	m	х	D	Ι	z	С
21 1 1E		4																																																		•	•						•	_		
																																																				•	•	•	N	•	•	•	•	•	Z	С
																																																				•	•	•	N	•	•	•	•	•	z	С
21 3E	7	4 2	21 3F	8	4																																															•	•	•	N	•	•	•	•	•	Z	С
																																																				•	•	•	N	•	•	•	•	•	z	С
																																																				•	•	•	N	•	•	•	•	•	z	С

APPENDIX Appendix 6. Machine instructions

		Onerstien							_			_			A	dd	lre	ssi	ing	ĵN	_		_				_					_		_
Symbol	Function	Operation length (Bit)	l op	MF			IMM D n		on	A	#				DI	R,	X #	DI	R,	Y #	l) on	DIF	۲) #	(D	IR,	X) #	(D	IR), n	Y #	L(I	DIF	ן (S # נ	L(D	R), ' n #
RTI	$\begin{array}{l} S \leftarrow S + 1 \\ PSL \leftarrow M(S) \\ S \leftarrow S + 1 \\ PSH \leftarrow M(S) \\ S \leftarrow S + 1 \\ PCL \leftarrow M(S) \\ S \leftarrow S + 1 \\ PCH \leftarrow M(S) \\ S \leftarrow S + 1 \\ PCH \leftarrow M(S) \\ S \leftarrow S + 1 \\ PG \leftarrow M(S) \end{array}$	_	F1	_	-	_					"			п	0			op			0													
RTL	$\begin{array}{l} S \leftarrow S + 1 \\ PCL \leftarrow M(S) \\ S \leftarrow S + 1 \\ PCH \leftarrow M(S) \\ S \leftarrow S + 1 \\ PG \leftarrow M(S) \end{array}$	_	94	10	1																													
RTLD n (Notes 11 and 12)	$\begin{array}{l} S {\leftarrow} S+1 \\ DPRnL {\leftarrow} M(S) \\ S {\leftarrow} S+1 \\ DPRnH {\leftarrow} M(S) \\ S {\leftarrow} S+1 \\ PCL {\leftarrow} M(S) \\ S {\leftarrow} S+1 \\ PCH {\leftarrow} M(S) \\ S {\leftarrow} S+1 \\ PG {\leftarrow} M(S) \\ S {\leftarrow} S+1 \\ PG {\leftarrow} M(S). \ (n=0 \ to \ 3. \ Multiple \ DPRs \\ can \ bs specified.) \end{array}$	16																																
RTS	S←S + 1 PCL←M(S) S←S + 1 PCH←M(S)	-	84	7	1																													
RTSD n (Notes 11 and 12)	$\begin{array}{l} S \leftarrow S + 1 \\ DPRnL \leftarrow M(S) \\ S \leftarrow S + 1 \\ DPRnH \leftarrow M(S) \\ S \leftarrow S + 1 \\ PCL \leftarrow M(S) \\ S \leftarrow S + 1 \\ PCH \leftarrow M(S), \ (n = 0 \ \text{to} \ 3. \ \text{Multiple DPRs} \\ \text{can be specified.}) \end{array}$	16																																
SBC (Notes 1 and	$Acc{\leftarrow}Acc-M-\overline{\overline{C}}$	16/8				31 A7	13	3				21 AA	5		21 AB		3				21 A0			21 A1	8	3	21 A8	8	3	21 A2	9		21 1 49	0 3
2)							13	3				A1 AA	7	3	A1 AB	8	3			1		9	3			3	_	10	3	_	11	3 /	_	2
SBCB (Note 1)	$Acc_{L} \leftarrow Acc_{L} - IMM8 - \overline{C}$	8				31 1B	3 3 1 3																										.0	+
SBCD	E←E – M32 – Ĉ	32				_	4	6				21 BA			21 BB		3				21 B0	9	3	21 B1	10	3	21 B8	10	3	21 1 B2	11	3	21 1 39	2 3
SEC	C←1	_	04	1	1																													
SEI	l←1	_	05	4	1																													+

																					ŀ	٩c	ldı	re	ss	ing	g N	Mo	bd	es																							Р	ro	ce	sso	or :	Sta	atu	is r	eg	jis	te
ABS	A	BS	, X	A	BS	S, Y	1	A	Bl		A	٩B	L,	Х	(A	BS	5)	L	(Al	_	_	_	_	_	_	_	_	_		_	L	D	IR,	b, I	R /	ABS	5, b	, R		SF	२	(\$	SR	ł),	Y	В	Lk	$\langle $	Ν	ЛA	A				7							
op n #	or	p n	#	op	o r	n #	# c	pp	n	#	0	pp	n	#	0	p	n	, #	0	ò r	1 #	#	, op	n	#	í o	p	n	#	ор	n	#	0	p ı	n ‡	¥ (op	n	#	ор	n	#	ò	n q	n i	# 0	op	n	#	ор	n	#		IP	L	N	V	m	x	D	I	z	ł
																																																					V		ue	re	-		-		-		
																																																					•	•	•	•	•	•	•	•	•	•	
																										7 ?	71 C	15	2																								•	•	•	•	•	•	•	•	•	•	
																										7	71 C	12 + 3 i	2																																		
																																																					•	•	•	•	•	•	•	•	•	•	
																										?	71	11	2																								•	•	•	•	•	•	•	•	•	•	•
1 5 4 E	21 AF	1 6 F	4	21 A6	16	; 4	4 2 A	:1 .C	6	5	2 A	21 .D	7	5		Ī																								21 A3	6	3	2' A	1 9 4	9	3							•	•	•	N	v	•	•	•	•	z	
174 E	A1 AF	1 8 F	4	A1 A6	18	3 4	4 A A	1 .C	8	5	A A	1 D	9	5																										A1 A3	8	3	A1 A4		1 ;	3																	
																																																					•	•	•	N	V	•	•	•	•	z	:
174 E	BF	8	4	21 B6	8	. 4	4 2 B	:1 C	8	5	2 B	21 3D	9	5				_								Ī								Ī					_	21 B3	8	3	21 B4	1 1	1	3				-			•	•	•	N	V	•	•	•	•	z	
																																																					•	•	•	•	•	•	•	•	•	•	-
																T																	T		t																		•	•	•	•	•	•	•	•	1	•	-

		Operation				_		_		_			-		_		ng	_						-			_					_
Symbol	Function	length (Bit)		MF n			MN n		A n ‡	≠ o	DI p r						R, n			n R	:) (# c	DI	R, X n	X) # (IID) qc	R), n #	YL # 0	_(D p r	IR) #	L(C op)IR n), ' i
SEM	m←1	_	25	_	_	-																										
SEP	PS _L (bit n)←1 (n = 0, 1, 3 to 7. Multiple bits can be specified.)	_				99	3	2																								
STA (Note 1)	M←Acc	16/8								L	A 4		DE					þ	00)1					D	2	3			
										8 [.] D/			81 DB						11 00	7	3 9 [91 01		1	D8		D	2	3	D9		
STAB (Note 1)	M8←Acc∟	8									A 4 1 5		CE 81					C	1 ;0		3 1 C 3 9	;1			C8 81		2 1 C 3 9	2	3	C9		
STAD	M32←E	32								C			CB					1	20		3 1)1		(C8		С	2 1 1 [.]	1 3	C9		
STP	Oscillation stopped	_	31 30	-	2																											
STX	M←X	16/8								E	2 4	2				41 F5	6	3														
STY	M←Y	16/8								F	2 4	2	41 FB		3																	-
SUB (Notes 1 and 2)	Acc←Acc – M	16/8				36 81 36	2			3. 8 3.	14		3B 81 3B					9	30		3 9	1		3 9	38		3	2 1 8	3	39	9	
SUBB (Note 1)	Acc⊦←Acc⊢ IMM8	8				39	1															~						_				-
SUBD	E←E – M32	32						5		A	A 6	2	AB	7	2				1	9		1			11 1 48	0	3 1 [.] A:	1 11 2	3	11 A9		
SUBM (Note 3)	M←M – IMM	16/8								5		4																				ŀ
SUBMB	M8←M8 – IMM8	8								5		4																				
SUBMD	M32←M32 – IMM32	32							+	5 9) 7																				-

									_	_															Ac	dd	re	ss	ing	a N	Λс	de	es																							Pr	oc	es	so	r S	Sta	tu	s re	egi	ist	er
	BS			BS											AE	ЗL	, >	<	(A	١B	S)	L	.(A	B	S)	(Al	BS	, X)	S	ΓK										6, b			SR			SR			BL				AA	. 1	0	9	8	7	6	5	4	3	2	1	0
ор	n	#	op	p r	n #	# (ор	n	#	ŧ	эр	n	#	# (эр	n	#	‡ (эр	n	#	0	р	n	#	ор	n	#	0	р	n	#	ор	n	#	0	рı	n #	# (р	n	#	ор	n	#	op	o n	n #	‡ 0	p r	n #	‡ 0	р	n	#	I	PL		Ν	V	m	х	D	Ι	Z	С
																																																								•	•	•	•	•	1	•	•	•	•	•
																																																							,	•	•	•	Sp be (N	eco	om	es	l fla ; "1).	ag "		
DE 81							06											4																									11 D3			D4	4	3	_						,	•	•	•	•	•	•	•	•	•	•	•
DE CE			DF	F 5		[D6			0	C			1	DD																	_							+				91 D3 11			D4	4								+	•	•	•	•	•		•	•	•	•	
81		4	81	1 6		4 9	C6 91			1 8	31	6		5	81	7	Ę																										C3 91	6		C4 91	1 1 9													•				-	-	
CE EE	6		CF EF		3	3 1	C6 11 E6	8	4		C		4				4	1																									C3 11 E3	8		C4 11 E4	11	13	3						,	•	•	•	•	•	•	•	•	•	•	•
																																																							,	•	•	•	•	•	•	•	•	•	•	•
E7	4	3																																																						•	•	•	•	•	•	•	•	•	•	•
F7	4	3																																																					,	•	•	•	•	•	•	•	•	•	•	•
3E 81 3E		4		1 5		4 9	36			3 4 9	C			5	3D	6	ţ	5																									11 33 91 33			34	1 8		_							•	•	•	N	V	•	•	•	•	z	С
																																																								•	•	•	N	V	•	•	•	•	z	С
AE	6	3	AF	F 7	3	3 /	11 \6	8	4	- 1	11 \C	8	5	5	11 4D	9	:	5																									11 A3			11 A4		3	3							•	•	•	N	V	•	•	•	•	z	С
51 17	7	5																																																					,	•	•	•	N	V	•	•	•	•	z	С
51 16	7	5																																																						•	•	•	N	V	•	•	•	•	z	С
51 1 97	10	8																																																			t			•	•	•	N	V	•	•	•	•	z	С

		Operation				_			_			_						g I		_	_	_		-					_	_	_
Symbol	Function	length (Bit)	op	M						A			DI					, Y		DI		(D op				, Y #					
SUBS	S←S – IMM8	16	op		#	_	1 2	_	_		1 #			. #		#		#	ot		#	op	#	op	п	#	ор	n	# 0	p	
SUBX (Note 4)	$X \leftarrow X - IMM (IMM = 0 \text{ to } 31)$	16/8				4(+	1 2)	2	2																						+
SUBY (Note 4)	$Y \leftarrow Y - IMM (IMM = 0 \text{ to } 31)$	16/8				6(+	1 2)	2	2																						
TAD n (Note 20)	DPRn←A (n = 0 to 3)	16	31 n2		2	2																									
TAS	S←A	16	31 82		2	2																									
ТАХ	X←A	16/8	C4	1	1																										
TAY	Y←A	16/8	D4	1	1																										
TBD n (Note 20)	DPRn←B (n = 0 to 3)	16	B1 n2		2	2																									
TBS	S←B	16	B1 82		2	2																									
ТВХ	X←B	16/8	81 C4		2	2																									
ТВҮ	Y←B	16/8	81 D4		2	2																									
TDA n (Note 20)	A←DPRn (n = 0 to 3)	16/8	31 40 + n2		2	2																									
TDB n (Note 20)	B←DPRn (n = 0 to 3)	16/8	B1 40 + n2		2	2																									
TDS	S-DPR0	16	31 73		2	2																									

																									Ad	dd	Ire	s	sir	าต	I N	/lc	de	es																								F	Pro	DCE	es	SO	r S	Sta	tu	s re	ea	ist	er
AB	s	ļ	٨B	S,	Х	A	35	5, 1	Y		٩E	3L		A	BI	L,	Х	(A	BS	5)	L	(A													EL	1	DIF	R, E), R	A	BS.	b,	R		SF	2	(;	SR	R).	Y	E	BLK	<	N	MA	A									3			
AB op n	#	t c	pp	n	#	ор	n	n i	#	ор	r	n	#	0	p I	n	#	0	p	n	, #	0	p I	n	#	ò	p	n	#	op		n	#	op	r	n #	ŧ	op	n	#	0	p i	n	#	ор	n	#	ò	p i	n	#	op	n	#	ор	r	#	t	IF	<u>л</u>	+	N	v	m	x	D	Ι	z	c
H		+	+	+				t				+		F		+		F	+					+						<u> </u>	t	+			t		╈	÷			t		+					t		+									Τ	Τ	+					•		_	
																																																										•			•	N	v	•	•	•	•	2	C
																																																										•	•	•	•	N	v	•	•	•	•	z	С
																																																										•	•	,	•	N	v	•	•	•	•	z	с
																																																										•	•	, ,	•	•	•	•	•	•	•	•	•
																				_																								_														•	•		•	•	•	•	•	•	•	•	•
																			T																																							•	•	, ,	•	N	•	•	•	•	•	z	•
																																																												, ,		N	•	•	•	•	•	z	
																																																										•	•		•	•	•	•	•	•	•	•	•
																																																										•	•	•	•	•	•	•	•	•	•	•	•
																																																										•	•	•	•	N	•	•	•	•	•	z	•
																																																										•	•		•	N	•	•	•	•	•	z	•
																																																										•	•		•	N	•	•	•	•	•	z	•
																			t																																							•	•		•	N	•	•	•	•	•	z	•
																																																										•	•		•	•	•	•	•	•	•	•	•

		Operation				-			_													100			_			_			_			_	_	
Symbol	Function	length (Bit)		MF			IM	M		4			D	IR	1	DIF	R , 2	X	DI	R,	Y	(DIF	R)	([DIR	, X) ([DIR), Y	Ĺ	(DI	R)	L(I	DIR	:), \
TSA	A←S	16/8	ор 31 92		-	_	p r	n #	0	p	n #	0	p	n	# C	ip I	n	#	op	n	#	op	n	#	op	n	#	o	o n	1 #	op	n	#	ор	n	Ŧ
TSB	B←S	16/8	B1 92	2	2																															
TSD	DPR0←S	16	31 70	4	2																															
TSX	X←S	16/8	31 F2	2	2																															
ТХА	A←X	16/8	A4	1	1																															ſ
ТХВ	B←X	16/8	81 A4	2	2																															
TXS	S←X	16/8	31 E2	2	2	!																														
ТХҮ	Y←X	16/8	31 C2	2	2	!																														Ī
ТҮА	A←Y	16/8	B4	1	1																															
ТҮВ	B←Y	16/8	81 B4	2	2	2																														
ТҮХ	Х←Ү	16/8	31 D2	2	2								T																							ŀ
WIT	CPU clock stopped	_	31 10	-	2																															T
ХАВ	A⇔B	16/8	55	2	1								T																							F

																							A	dd	Ire	ss	in	g	M	00	les	3																							Pr	oc	es	so	r S	Sta	itu	s r	eg	ist	ter
AB	s	A	B	S.,	x	AB	S.	Y	ſ	A	BL	_	A	B	L,	Х	()	AE	s)	L()												ΞL		DIF	R, b	, R	AE	BS,	b,	R	S	SR		(S	R)	, Y	'	BL	K		M	AA												0
op n	#	0	ı la	n	#	ao	n	#	6	q	n	#	ю	p	n	#	, ao	r	1 3	, # (ác	n	#	ò	ı Ic	n i a	ý ŧ	ao	n	#	0	p	n	# (ao	n	#	or	ol r	n Í #	ŧ (ac	n	#	, qo	'n	#	or	o n	#	0	p	nlŧ	ŧ	1	PI	1	N	V	m	x	D	h	7	С
		-	+	+	+	- 1					+			<u> </u>	+	-	.1	+		+						+	+	- 1			-	+		+	.1		-	1	-	+	-	+	+	_	.1				+	+	1			_											
																																																						ľ	•	•	•	N	•	•	•	•	•	Z	•
																																																						•	•	•	•	N	•	•	•	•	•	z	•
																																																						•	•	•	•	•	•	•	•	•	•	•	•
																																																						•	•	•	•	N	•	•	•	•	•	z	•
																																																						•	•	•	•	N	•	•	•	•	•	z	•
																																																						•	•	•	•	N	•	•	•	•	•	z	•
																																																							•	•	•	•	•	•	•	•	•	•	•
																																																						•	•	•	•	N	•	•	•	•	•	z	•
																																																						•	•	•	•	N	•	•	•	•	•	z	•
																																																			Ī		T	•	•	•	•	N	•	•	•	•	•	z	•
																																																			Ī			•	•	•	•	N	•	•	•	•	•	z	•
																																																						•	•	•	•	•	•	•	•	•	•	•	•
																																																							•	•	•	N	•	•	•	•	•	z	•

Notes for machine instructions table

The table lists the minimum number of instruction cycles for each instruction. The number of cycle is changed by the following condition.

- The value of the low-order bytes of DPR (DPRnL)
 The number of cycle of the addressing mode related with DPRn (n = 0 to 3) is applied when DPRn = 0.
 When DPRn ≠ 0, add 1 to the number of cycles.
- The number of bytes of instruction which fetched into the instruction queue buffer
- The address at read and write of memory (either even or odd)
- When the external area accessed in BYTE = Vcc level (at external data bus width 8 bits)
- The number of wait
- Note 1. The op code at the upper row is used for accumulator A, and the op code at the lower row is used for accumulator B.
- Note 2. When handing 16-bit data with flag m = 0 in the immediate addressing mode, add 1 to the numder of bytes.
- Note 3. When handing 16-bit data with flag m = 0, add 1 to the number of bytes.
- Note 4. Imm is the immediate value specified with an operand (imm = 0-31).
- Note 5. The op code at the upper row is used for branching in the range of -128 to +127, and the op code at the lower row is used for branching in the range of -32768 to +32767.
- Note 6. The BRK instruction is a instruction for debugger; it cannot be used.
- Note 7. Any value from 0 through 15 is placed in an "n."
- Note 8. When handling 16-bit data with flag x = 0 in the immediate addressing mode, add 1 to the number of bytes.
- Note 9. The number of cycles is the case of the 16-bit ÷ 8-bit operation. In the case of the 32-bit ÷ 16-bit operation, add 8 to the number of cycles.
- Note 10. When a zero division interrupt occurs, the number of cycles is 16 cycles. It is regardless of the data length.
- Note 11. When placing a value in any of DPRs, the op code at the upper row is applied. When placing values to multiple DPRs, the op code at the lower row is applied. The letter "i" represents the number of DPRn specified: 1 to 4.
- Note 12. A "?" indicates to the value of 4 bits which the bit corressing to the specified DPRn becomes "1."
- Note 13. When the source is in the immediate addressing mode and flag m = 0, add n (n = 0 to 15) to the number of bytes.
- Note 14. The number of cycles of the case of the 8-bit X 8-bit operation. In the case of the 16-bit X 16-bit operation, add 4 to the number of cycles.

- Note 15. The number of cycles is the case where the number of bytes to be transferred (i) is even. When the number of bytes to be transferred (i) is odd, the number is calculated as; $5 \times i + 10$
- Note 16. The number of cycles is the case where the number of bytes to be transferred (i) is even. When the number of bytes to be transferred (i) is odd, the number is calculated as; 5 X i + 14 Note that it is 10 cycles in the case of 1-byte thanster.
- Note 17. i1 is the number of registers to be stored among A, B, X, Y, DPR0, and PS. i2 is the number of registers to be stored between DT and PG.
- Note 18. Letter "i1" indicates the number of registers to be restored.
- Note 19. The number of cycles is applied when flag m = "1." When flag m="0," the number is calculated as;

18 X imm + 5

Note 20. Any value from 0 through 3 is placed in an "n" in op code."

Appendix 7. Countermeasure against noise

General countermeasure examples against noise are described below. Although the effect of these countermeasure depends on each system.

The user shall modify them according to the actual application and test them.


1. Short wiring length

The wiring on a printed circuit board may function as an antenna which feeds noise into the microcomputer. The shorter the total wiring length (by mm unit), the less possibility of noise insertion into the microcomputer.

(1) Wiring for RESET pin

Make the length of wiring connected to the RESET pin as short as possible. In particular, connect a capacitor between the RESET pin and the Vss pin with the shortest possible wiring (within 20 mm).

Reason: If noise is input to the RESET pin, the microcomputer restarts operation before the internal state of the microcomputer is completely initialized. This may cause a program runaway.





(2) Wiring for clock input/output pins

- Make the length of wiring connected to the clock input/output pins as short as possible.
- Make the length of wiring between the grounding lead of the capacitor, which is connected to the oscillator, and the Vss pin of the microcomputer, as short as possible (within 20 mm).
- Separate the Vss pattern for oscillation from all other Vss patterns. (See Figure 10.)
- **Reason:** The microcomputer's operation synchronizes with a clock generated by the oscillation circuit.

If noise enters clock I/O pins, clock waveforms may be deformed. This may cause a malfunction or a program runaway.

Also, if the noise causes a potential difference between the Vss level of the microcomputer and the Vss level of an oscillator, the correct clock will not be input in the microcomputer.




Fig. 3 Wiring for clock input/output pins

(3) Wiring for MD0 and MD1 pins

Connect MD0 and MD1 pins to the Vss pin (or Vcc pin) with the shortest possible wiring.

Reason: The processor mode of the microcomputer is influenced by a potential at the MD0 and MD1 pins when the MD0 and MD1 pins and the Vss pin (or Vcc pin) are connected. If the noise causes a potential difference between the MD0 and

difference between the MD0 and MD1 pins and the Vss pin (or Vcc pin), the processor mode may become unstable. This may cause a microcomputer malfunction or a program runaway.




Fig. 4 Wiring for MD0 and MD1 pins

2. Connection of bypass capacitor between Vss and Vcc lines

- Connect an approximate 0.1 μF bypass capacitor as follows:
- Connect a bypass capacitor between the Vss and Vcc pins, at equal lengths.
- The wiring connecting the bypass capacitor between the Vss and Vcc pins should be as short as possible.
- Use thicker wiring for the Vss and Vcc lines than that for the other signal lines.




Fig. 5 Bypass capacitor between Vss and Vcc lines

3. Wiring for analog input pins, analog power source pins, etc.

(1) Processing for analog input pins

- Connect a resistor to the analog signal line, which is connected to an analog input pin, in series. Additionally, connect the resistor to the microcomputer as close as possible.
- Connect a capacitor between the analog input pin and the AVss pin, as close to the AVss pin as possible.
- **Reason:** A signal which is input to the analog input pin is usually an output signal from a sensor. The sensor, which detects changes in status, is installed far from the microcomputer's printed circuit board. Therefore, this long wiring between them becomes an antenna which picks up noise and feeds it into the microcomputer's analog input pin.

If a capacitor between an analog input pin and the AVss pin is grounded far away from the AVss pin, noise on the GND line may enter the microcomputer through the capacitor.




Fig. 6 Countermeasure example against noise for analog input pin using thermistor

(2) Processing for analog power source pins, etc.

- Use independent power sources for the Vcc, AVcc and VREF pins.
- Insert capacitors between the AVcc and AVss pins, and between the VREF and AVss pins.

Reasons: Prevents the A-D converter and D-A converter from noise on the Vcc line.




Fig. 7 Processing for analog power source pins, etc.

Appendix 7. Countermeasure against noise


4. Oscillator protection

The oscillator, which generates the basic clock for the microcomputer operations, must be protected from the affect of other signals.

(1) Distance oscillator from signal lines with large current flows

Install the microcomputer, especially the oscillator, as far as possible from signal lines which handle currents larger than the microcomputer current value tolerance.


Reason: The microcomputer is used in systems which contain signal lines for controlling motors, LEDs, thermal heads, etc. Noise occurs due to mutual inductance when a large current flows through the signal lines.





flows


(2) Distance oscillator from signal lines with frequent potential level changes

- Install an oscillator and its wiring pattern away from signal lines where potential levels change frequently.
- Do not cross these signal lines over the clock-related or noise-sensitive signal lines.
- Reason: Signal lines with frequently changing potential levels may affect other signal lines at a rising or falling edge. In particular, if the lines cross over a clock-related signal line, clock waveforms may be deformed, which causes a microcomputer malfunction or a program runaway.









5. Setup for I/O ports

Setup I/O ports by hardware and software as follows:

<Hardware protection>

• Connect a resistor of 100 Ω or more to an I/O port in series.

<Software protection>

- Read the data of an input port several times to confirm that input levels are equal.
- Since the output data may reverse because of noise, rewrite data to the output port's Pi register periodically.
- Rewrite data to port Pi direction registers periodically.




Fig. 11 Setup for I/O ports

6. Reinforcement of the power source line

- For the Vss and Vcc lines, use thicker wiring than that of other signal lines.
- When using a multilayer printed circuit board, the Vss and Vcc patterns must each be one of the middle layers.
- The following is necessary for double-sided printed circuit boards:
 - •On one side, the microcomputer is installed at the center, and the Vss line is looped or meshed around it. The vacant area is filled with the Vss line.

•On the opposite side, the Vcc line is wired the same as the Vss line.

Appendix 8. 7905 Group Q & A

Appendix 8. 7905 Group Q & A

Information which may be helpful in fully utilizing the 7905 Group is provided in Q & A format.

In Q & A, as a rule, one question and its answer are summarized within one page. The upper box on each page is a question, and a box below the question is its answer. (If a question or an answer extends to two or more pages, there is a page number at the lower right corner.)

At the upper right corner of each page, the main function related to the contents of description in that page is listed.

Appendix 8. 7905 Group Q & A


Interrupts

Q							
routine is	If an interrupt request (b) occurs while an interrupt routine (a) is executed, is it true that the main routine is not executed at all after the execution of the interrupt routine (a) is completed until the execution of the INTACK sequence for the next interrupt (b) starts?						
	Sequence of						
	RTI instru	iction ?					
	Interrupt routine (a) 🔶 🗲 Main rou	ine → ←	INTACK sequence for interrupt (b)			
● The i	is cleared to "0" by	of interrupt (b) is h	igher than IPL	- of the main routine.			

Α

An interrupt request is sampled by a sampling pulse generated synchronously with the CPU's op-code fetch cycle.

If the next interrupt request (b) occurs before sampling pulse ① for the **RTI** instruction is generated, the microcomputer executes the INTACK sequence for (b) without executing the main routine. (No instruction of the main routine is executed.) It is because that sampling is completed while executing the **RTI** instruction.



Α

Appendix 8. 7905 Group Q & A

G	2			
acc Alth alth	ept any of ough the ir ough this i	the other inter nterrupt priority nterrupt is set	rupt request. level select to be disable	uld not accept a certain interrupt request. (This routine can) bits for a certain interrupt are set to "0002" (in other words, ed), this interrupt request is actually accepted immediately y did this occur, and what should I do about it?
	rupt reques epted in tl val		A,DATA	 OH ; Writes "0002" to the interrupt priority level select bits. ; Clears the interrupt request bit to "0." ; Instruction at the beginning of the routine which should not accept a certain interrupt request. ;

As for the change of the interrupt priority level, if the following are met, the microcomputer may pretend to accept an interrupt request immediately after this interrupt is set to be disabled:

•The next instruction (in the above example, it is the LDA instruction) is already stored into a instruction queue buffer of the BIU.

•Requirements for accepting the interrupt request which should not be accepted are satisfied immediately before the next instruction in the instruction queue buffer is executed.

When writing to a memory or an I/O, the CPU passes an address and data to the BIU. Then, the CPU executes the next instruction in the instruction queue buffer while the BIU is writing data into the actual address. Detection of the interrupt priority level is performed at the beginning of each instruction.

In the above case, the CPU <u>executes the next instruction before the BIU completes the change</u> of the interrupt priority level. Therefore, in the detection of the interrupt priority level performed synchronously with the execution of the next instruction, <u>actually, the interrupt priority level before the change is used to detection, and its interrupt request is accepted.</u>

		Int	errupt request ge	enerated	
Sequence of execution				Interrupt request accepted	
Interrupt priority detection t CPU operation		Previous instruction executed	MOVMB instruction executed	LDA instruction executed	
BIU operation	(Instruc	tion prefetched)	Writing to inte	rrupt priority level select bits.	
				Change of interrupt priority le comple	
					(1/2)


Appendix 8. 7905 Group Q & A

Interrupts

Α			
request v (This is t	•	,	
	vriting "0002" to the in al NOP instructions	nterrupt priority level select bits, the instruction queue buffer is fill to make the next instruction not to be executed before this wr	
MO NOI	VMB XXXIC, #00H P	; Writes "0002" to the interrupt priority level select bits. ; Inserts ten NOP instructions.	
NOI LDA		; ; Instruction at the beginning of the routine that should not a certain interrupt request	ccept a
			(2/2)

Α

Appendix 8. 7905 Group Q & A



When an interrupt request is generated before the SEI instruction is executed, this interrupt request may be accepted immediately before the execution of the SEI instruction. (This acceptance occurs depending on the timing when that interrupt request occurs.) In this case, a branch to the interrupt routine is made immediately after execution of the SEI instruction. Accordingly, the interrupt routine which is executed immediately after the SEI instruction is due to an interrupt request generated before execution of the SEI instruction. Note that, in the routine ((a)) which should not accept the interrupt request, the following occur. (This routine follows the SEI instruction.): • No interrupt request is accepted. • No branch to the interrupt routine is made. ← Interrupt request Interrupt routine generated :::: SEI 1 LDAB A, #00H> RTI (a)

Note: "Interrupt" described here means "maskable interrupt" which can be disabled by the SEI instruction. (Refer to section "6.2 Interruput source.")


CLI

Appendix 8. 7905 Group Q & A

Interrupts

Q

- (1) Which timing of clock ϕ_1 is the external interrupts (input signals to the $\overline{INT_i}$ pin) detected?
- (2) When external interrupt input (INTi) pins are not enough, what should I do?



Appendix 8. 7905 Group Q & A

Watchdog timer

Q

In detection of a program runaway with usage of the watchdog timer, if the same value as that at the reset vector address is set to the watchdog timer interrupt's vector address, not performing software reset, how does it occur?

When a branch is made to the branch destination address for reset within the watchdog timer interrupt routine, how does it occur?

Α

The CPU registers and the SFR are not initialized in the above-mentioned way. Accordingly, the user must initialize all of them by software.

Note that the processor interrupt priority level (IPL) retains "7" and is not initialized. Consequently, all interrupt requests cannot be accepted.

When rewriting the IPL by software, be sure to save the 16-bit immediate value to the stack area, and then restore that 16-bit immediate value to all bits of the processor status register (PS).

When a program runaway occurs, we recommend to perform software reset in order to initialize the microcomputer.

The electrical characteristics of the M37905M4C-XXXFP are described below. For the electrical characteristics, be sure to refer to the latest datasheet.

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Ratings	Unit
Vcc	Power source voltage	-0.3 to 6.5	V
AVcc	Analog power source voltage	-0.3 to 6.5	V
VI	Input voltage P10–P17, P20–P27, P40–P47, P51–P53, P55–P57, <u>P60–P67, P70–P77, P80</u> –P83, P40UTcut, P60UTcut, Vcont, Vref, XIN, RESET, MD0, MD1	-0.3 to Vcc+0.3	V
Vo	Output voltage P10–P17, P20–P27, P40–P47, P51–P53, P55–P57, P60–P67, P70–P77, P80–P83, XOUT	-0.3 to Vcc+0.3	V
Pd	Power dissipation	300	mW
Topr	Operating ambient temperature	-20 to 85	°C
Tstg	Storage temerature	-40 to 150	°C

Appendix 9. M37905M4C-XXXFP electrical characteristics

RECOMMENDED OPERATING CONDITIONS (Vcc = 5 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter		Limits			
		Min.	Тур.	Max.	Unit	
Vcc	Power source voltage		4.5	5.0	5.5	V
AVcc	Analog power source voltage			Vcc		V
Vss	Power source voltage			0		V
AVss	Analog power source voltage			0		V
Vih	P60–P67,	P20–P27, P40–P47, P51–P53, P55–P57, P70–P77, P80–P83, JT, P6OUTCUT, XIN, RESET, MD0, MD1	0.8 Vcc		Vcc	V
VIL	P60-P67,	P20–P27, P40–P47, P51–P53, P55–P57, P70–P77, P80–P83, JT, P6OUTCUT, XIN, RESET, MD0, MD1	0		0.2 Vcc	V
IOH(peak)	High-level peak output current	P10–P17, P20–P27, P40–P47, P51–P53, P55–P57, P60–P67, P70–P77, P80–P83			-10	mA
IOH(avg)	High-level average output current	P10–P17, P20–P27, P40–P47, P51–P53, P55–P57, P60–P67, P70–P77, P80–P83			-5	mA
IOL(peak)	Low-level peak output current	P10–P17, P20–P27, P51–P53, P55–P57, P70–P77, P80–P83			10	mA
IOL(peak)	Low-level peak output current	P40–P47, P60–P67			20	mA
IOL(avg)	Low-level average output current	P10–P17, P20–P27, P51–P53, P55–P57, P70–P77, P80–P83			5	mA
IOL(avg)	Low-level average output current	P40–P47, P60–P67			15	mA
f(XIN)	External clock input frequency (No	ote 1)			20	MHz
f(fsys)	System clock frequency				20	MHz

Notes 1: When using the PLL frequency multiplier, be sure that $f(f_{sys}) = 20$ MHz or less.

2: The average output current is the average value of an interval of 100 ms.

3: The sum of IOL(peak) must be 110 mA or less, the sum of IOH(peak) must be 80 mA or less.

Appendix 9. M37905M4C-XXXFP electrical characteristics

Symbol	Parameter	Test conditions		Limits		
Symbol	Farameter	Test conditions	Min.	Тур.	Max.	Uni
Vон	High-level output voltage P10–P17, P20–P27, P40–P47, P51–P53, P55–P57, P60–P67, P70–P77, P80–P83	Юн = –10 mA	3			V
Vol	Low-level output voltage P10–P17, P20–P27, P40–P47, P51–P53, P55–P57, P60–P67, P70–P77, P80–P83	IOL = 10 mA			2	V
Vt+—VT-	Hysteresis TA0IN–TA9IN, TA0OUT–TA9OUT, <u>TB0IN–TB2IN</u> , INT0–INT7, CTS0, CTS1, CTS2, CLK0, CLK1, CLK2, RxD0, RxD1, RxD2, RTPTRG0, RTPTRG1, P4OUTCUT, P6OUTCUT		0.4		1	V
VT+-VT-	Hysteresis RESET		0.5		1.5	V
VT+-VT-	Hysteresis XIN		0.1		0.3	V
Ін	High-level input current P10–P17, P20–P27, P40–P47, P51–P53, P55–P57, P60–P67, P70–P77, P80–P83, P40UTcut, P60UTcut, XIN, RESET, MD0, MD1	VI = 5.0 V			5	μA
lι∟	Low-level input current P10–P17, P20–P27, P40–P47, P51–P53, P55–P57, P60–P67, <u>P70–P77, P80–P83,</u> P40 <u>UTcut</u> , P60UTcut, XIN, RESET, MD0, MD1	VI = 0 V			-5	μA
VRAM	RAM hold voltage	When clock is inactive.	2			V
Icc	Power source current Output-only pins are open and the other pins are con- nected to Vss or Vcc. An ex-	CPLL is potivo		25	50	mA
	ternal square-waveform clock is input. (Pin Xour is open.) The PLL frequency multiplie	Ta = 25 °C when clock is inactive			1	μA
	is inactive.	Ta = 85 °C when clock is inactive.			20	

DC ELECTRICAL CHARACTERISTICS (Vcc = 5 V, Vss = 0 V, Ta = -20 to 85 °C, f(fsys) = 20 MHz, unless otherwise noted)

A-D CONVERTER CHARACTERISTICS

(Vcc = AVcc = 5 V \pm 0.5 V, Vss = AVss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

		Description Test and differen		Limits			
Symbol	Parameter		Test conditions		Тур.	Max.	Unit
	Resolution	VREF = VCC	A-D converter			10	Bits
			Comparator			1 256 VREF	v
			10-bit resolution mode			± 3	LSB
<u> </u>	Absolute accuracy	VREF = VCC	8-bit resolution mode			± 2	LSB
			Comparater			± 40	mV
RLADDER	Ladder resistance	VREF = VCC		5			kΩ
			10-bit resolution mode	5.9			
t CONV	Conversion time	f(fsys) ≤ 20 MHz	8-bit resolution mode	2.45 (Note)			μs
			Comparater	0.7 (Note)			
Vref	Reference voltage			2.7		Vcc	V
VIA	Analog input voltage			0		VREF	V

Note: This is applied when A-D conversion frequency $(\phi AD) = f1 (\phi)$.

D-A CONVERTER CHARACTERISTICS

(VCC = 5 V, VSS = AVSS = 0 V, VREF = 5 V, Ta = -20 to 85 °C, unless otherwise noted)

Cumphical	Demonster	To at a secolitie sec		11.1		
Symbol	Parameter	Test conditions	Min.	Тур.	Max. 8 ± 1.0 3	Unit
	Resolution				8	Bits
	Absolute accuracy				± 1.0	%
tsu	Set time				3	μs
Ro	Output resistance		2	3.5	4.5	kΩ
IVREF	Reference power source input current	(Note)			3.2	mA

Note: The test conditions are as follows:

• One D-A converter is used.

• The D-A register value of the unused D-A converter is "0016."

• The reference power source input current for the ladder resistance of the A-D converter is excluded.

RESET INPUT Reset input timing requirements (Vcc = 5 V ± 0.5 V, Vss = 0V, Ta = -20 to 85 °C, unless otherwise noted)

	Deservator		Limits			
Symbol	Parameter	Min.	Тур.	Max.	Unit	
tw(RESETL)	RESET input low-level pulse width	10			μs	



PERIPHERAL DEVICE INPUT/OUTPUT TIMING

 $(Vcc = 5 V \pm 0.5 V, Vss = 0 V, Ta = -20 to 85 °C, f(fsys) = 20 MHz, unless otherwise noted)$

* For limits depending on f(fsys), their calculation formulas are shown below. Also, the values at f(fsys) = 20 MHz are shown in ().

Timer A input (Count input in event counter mode)

			Limits		
Symbol	Parameter	Parameter Min. sycle time 80 high-level pulse width 40	Max.	Unit	
tc(TA)	TAilN input cycle time	80		ns	
tw(TAH)	TAilN input high-level pulse width	40		ns	
tw(TAL)	TAin input low-level pulse width	40		ns	

Timer A input (Gating input in timer mode)

Cumhal	Devementer		Limits		Linit
Symbol	Symbol Parameter		Min.	Max.	Unit
tc(TA)	TAiın input cycle time	f(fsys) ≤ 20 MHz	$\frac{16 \times 10^9}{f(f_{sys})}$ (800)		ns
tw(TAH)	TAiın input high-level pulse width	f(fsys) ≤ 20 MHz	$\frac{8\times10^9}{f(fsys)}$ (400)		ns
tw(TAL)	TAilN input low-level pulse width	f(fsys) ≤ 20 MHz	$\frac{8\times10^9}{f(fsys)}$ (400)		ns

Note : The TAin input cycle time requires 4 or more cycles of a count source. The TAin input high-level pulse width and the TAin input low-level pulse width respectively require 2 or more cycles of a count source. The limits in this table are applied when the count source = f2 at f(fsys) ≤ 20 MHz.

Timer A input (External trigger input in one-shot pulse mode)

Ormshall	Decemeter		Limits		1.1
Symbol	Parameter		Min.	Max.	Unit
tc(TA)	TAiın input cycle time	f(fsys) ≤ 20 MHz	$\frac{8 \times 10^9}{\text{f(fsys)}} (400)$		ns
tw(TAH)	TAilN input high-level pulse width		80		ns
tw(TAL)	TAilN input low-level pulse width		80		ns

Timer A input (External trigger input in pulse width modulation mode)

Currente e l	Parameter TAilN input high-level pulse width TAilN input low-level pulse width	Lin	11	
Symbol	Parameter	Min.	Max.	Unit
tw(TAH)	TAilN input high-level pulse width	80		ns
tw(TAL)	TAin input low-level pulse width	80		ns

Timer A input (Up-down input and Count input in event counter mode)


Symbol	Deservator		Limits		
	Parameter	Min.	Max.	Unit	
tc(UP)	TAiout input cycle time	2000		ns	
tw(UPH)	TAiout input high-level pulse width	1000		ns	
tw(UPL)	TAiout input low-level pulse width	1000		ns	
tsu(UP-TIN)	TAiout input setup time	400		ns	
th(TIN-UP)	TAiout input hold time	400		ns	

Appendix 9. M37905M4C-XXXFP electrical characteristics


Timer A input (Two-phase pulse input in event counter mode) (j = 2 to 4, 7 to 9)

Cumple of	Decomptor		Limits		
Symbol	Parameter	Min.	Max.	Unit	
tc(TA)	TAjın input cycle time	800		ns	
tsu(TAjın-TAjo∪⊤)	TAjiN input setup time	200		ns	
tsu(TAjout-TAjIN)	TAjout input setup time	200		ns	


- Gating input in timer mode
- Count input in event counter mode
- External trigger input in one-shot pulse mode
- External trigger input in pulse width modulation mode



• Up-down and Count input in event counter mode



• Two-phase pulse input in event counter mode



Test conditions

- Vcc = 5 V ± 0.5 V, Ta = -20 to 85 °C
- Input timing voltage : VIL = 1.0 V, VIH = 4.0 V

Timer B input (Count input in event counter mode)

Symbol	Parameter	Lin		
		Min.	Max.	Unit
tc(TB)	TBin input cycle time (one edge count)	80		ns
tw(TBH)	TBin input high-level pulse width (one edge count)	40		ns
tw(TBL)	TBin input low-level pulse width (one edge count)	40		ns
tc(TB)	TBin input cycle time (both edge count)	160		ns
tw(TBH)	TBin input high-level pulse width (both edge count)	80		ns
tw(TBL)	TBin input low-level pulse width (both edge count)	80		ns

Timer B input (Pulse period measurement mode)

Ourseland.	Deservator		Lin	nits	11		
Symbol	Symbol Parameter		Parameter Min.		Min.	Max.	Unit
tc(TB)	TBin input cycle time	f(fsys) ≤ 20 MHz	$\frac{16 \times 10^9}{f(fsys)}$ (800)		ns		
tw(TBH)	TBin input high-level pulse width	f(fsys) ≤ 20 MHz	$\frac{8\times10^9}{f(fsys)}$ (400)		ns		
tw(TBL)	TBin input low-level pulse width	f(fsys) ≤ 20 MHz	$\frac{8\times10^9}{f(fsys)}$ (400)		ns		

Note: The TBin input cycle time requires 4 or more cycles of a count source. The TBin input high-level pulse width and the TBin input low-level pulse width respectively require 2 or more cycles of a count source. The limits in this table are applied when the count source = f2 at f(fsys) ≤ 20 MHz.

Timer B input (Pulse width measurement mode)

Ormahad	Deserveder		Lin	nits	11-14
Symbol	Parameter		Min.	Max.	Unit
tc(TB)	TBin input cycle time	f(fsys) ≤ 20 MHz	$\frac{16 \times 10^9}{f(f_{sys})}$ (800)		ns
tw(TBH)	TBin input high-level pulse width	f(fsys) ≤ 20 MHz	$\frac{8 \times 10^9}{f(f_{sys})}$ (400)		ns
tw(TBL)	TBin input low-level pulse width	f(fsys) ≤ 20 MHz	$\frac{8\times10^9}{f(fsys)}$ (400)		ns

Note: The TBiN input cycle time requires 4 or more cycles of a count source. The TBiN input high-level pulse width and the TBiN input low-level pulse width respectively require 2 or more cycles of a count source. The limits in this table are applied when the count source = f2 at f(fsys) ≤ 20 MHz.


Serial I/O

Cumhal	Deservator	Lin		
Symbol	Parameter	Min.	Max.	Unit
tc(CK)	CLKi input cycle time	200		ns
tw(CKH)	CLKi input high-level pulse width	100		ns
tw(CKL)	CLKi input low-level pulse width	100		ns
td(C-Q)	TxDi output delay time		80	ns
th(C-Q)	TxDi hold time	0		ns
tsu(D-C)	RxDi input setup time	20		ns
th(C-D)	RxDi input hold time	90		ns

Appendix 9. M37905M4C-XXXFP electrical characteristics

External interrupt (INTi) input

Querra ha a l	Symbol Parameter	Limits		11-2
Symbol	Parameter	Min.	Max.	Unit
tw(INH)	INTi input high-level pulse width	250		ns
tw(INL)	INTi input low-level pulse width	250		ns



Test conditions


- Vcc = 5 V \pm 0.5 V, Ta = –20 to 85 $^\circ\text{C}$
- Input timing voltage : VIL = 1.0 V, VIH = 4.0 V• Output timing voltage : VOL = 0.8 V, VOH = 2.0 V, CL = 50 pF

External clock input

Timing Requirements (Vcc = 5 V±0.5 V, Vss = 0 V, Ta = -20 to 85 °C, f(XIN) = 20 MHz, unless otherwise noted)

Symbol	Deventer	Lir	Unit	
Symbol	Parameter	Min.	Max.	Unit
tc	External clock input cycle time	50		ns
tw(half)	External clock input pulse width with half input-voltage	0.45 tc	0.55 tc	ns
tw(H)	External clock input high-level pulse width	0.5 tc – 8		ns
tw(L)	External clock input low-level pulse width	0.5 tc – 8		ns
tr	External clock input rise time		8	ns
tf	External clock input fall time		8	ns

External clock input



Test conditions

- Vcc = 5 V ± 0.5 V, Ta = -20 to 85 °C
- Input timing voltage : VIL = 1.0 V, VIH = 4.0 V ($t_{w(H)}$, $t_{w(L)}$, t_r , t_r) Input timing voltage : 2.5 V (t_c , $t_w(half)$)

Appendix 10. M37905M4C-XXXFP standard characteristics


Appendix 10. M37905M4C-XXXFP standard characteristics

Standard characteristics described below are just examples of the M37905M4C-XXXFP's characteristics and are not guaranteed. For each parameter's limits, refer to sections "**Appendix 9. M37905M4C-XXXFP electrical characteristics.**"

1. Programmable I/O port (CMOS output) standard characteristics: P1, P2, P5, P7, P8


(1) P-channel Іон–Vон characteristics

Power source voltage: Vcc = 5 V



(2) N-channel IoL-VoL characteristics


Power source voltage: Vcc = 5 V



Appendix 10. M37905M4C-XXXFP standard characteristics


- 2. Programmable I/O port (CMOS output) standard characteristics: P4, P6
 - (1) P-channel Іон–Vон characteristics

Power source voltage: Vcc = 5 V




(2) N-channel IoL-VoL characteristics

Power source voltage: Vcc = 5 V



Appendix 10. M37905M4C-XXXFP standard characteristics

4. Icc-f(X_{IN}) standard characteristics



Appendix 10. M37905M4C-XXXFP standard characteristics

4. A-D converter standard characteristics

The lower lines of the graph indicate the absolute precision errors. These are expressed as the deviation from the ideal value when the output code changes. For example, the change in M37905M4C-XXXFP's output code from 159 to 160 should occur at 797.5 mV, but the measured value is +2.75 mV. Accordingly, the measured point of change is 797.5 + 2.75 = 800.25 mV.

The upper lines of the graph indicate the input voltage width for which the output code is constant. For example, the measured input voltage width for which the output code is 56 is 6.0 mV, so that the differential non-linear error is 6.0 - 5 = 1.0 mV (0.20 LSB).


7.5 7.5 5.0 2.5 5.0 2.5 0.01M 2.0 2022 2.5 1LSB -5.0 -7.5 16 32 48 64 80 96 112 128 14 STEP NO. 160 192 208 22 240 256 6 7.5 7.5 5.0 5.0 2.5 2.5 0.01M - Ø.Ø 2.5 1LSB -5.0 -7.5 luunduunduunduunduunduundu 368 384 400 STEP NO. 512 416 432 448 464 480 496 7.5 7.5 5.0 5.0 2.5 ERROR 5.2 0.0 2.2 0.01H 1LSB -5.0 -7.5 Lu 512 624 640 656 STEP NO. N 608 68 528 544 560 592 989 576 672 7.5 7.5 5.0 2.5 5.0 ERROR 0.0 2.2 0.01 M 1LSB -5.0 -7.5 44 880 896 912 928 STEP NO. 784 800 816 832 848 864 944 960 976 992 1008 1024 ERROR [mV] 1LSB WIDTH [mV]

(Measurement conditions Vcc = 5.0 V, V_{REF} = 5.12 V, f(f_{sys}) = 20 MHz, Ta = 25 °C, ϕ_{AD} = f(f_{sys}) divided by 2)


Appendix 11. Memory assignment of 7905 Group

Appendix 11. Memory assignment of 7905 Group

1. M37905F8, M37905M8



2. M37905M6



Appendix 11. Memory assignment of 7905 Group

3. M37905M4




Fig. 14 Memory assigment of M37905M4

MITSUBISHI SEMICONDUCTORS USER'S MANUAL 7905 Group Rev.1.0

Nov.28, 2001

Editioned by Committee of editing of Mitsubishi Semiconductor USER'S MANUAL

Published by Mitsubishi Electric Corp., Semiconductor Marketing Division

This book, or parts thereof, may not be reproduced in any form without permission of Mitsubishi Electric Corporation. ©2001 MITSUBISHI ELECTRIC CORPORATION

Downloaded from Elcodis.com electronic components distributor

User's Manual 7905 Group



© 2001 MITSUBISHI ELECTRIC CORPORATION.

New publication, effective Nov. 2001. Specifications subject to change without notice.