



EVALUATION BOARD FOR THE Si3225 DUAL PROSLIC

Description

This document describes the operation of the Silicon Laboratories Si3225 Dual ProSLIC™ device evaluation platform. The Dual ProSLIC evaluation platform is designed to provide observation of the ProSLIC's functionality. The Dual ProSLIC platform consists of a ProSLIC motherboard, an Si3225 daughter card (Si3225DC0-EVB), and the ProSLIC LINC™ software. The ProSLIC LINC software is a GUI-based program that can run in Microsoft Windows® environments.


Equipment requirements:

- PC running Windows 95, 98, ME, NT, or 2000
- 5 V, 1 A power supply
- 3 V, 1 A power supply (optional)
- -24 V, 0.5 A power supply
- -57 V, 0.5 A power supply
- External ringing source
- Balanced audio generator and analyzer (optional)
(e.g., Audio Precision System 2 and/or HP TIMS set and/or Wandel and Goltermann PCM-4)
- 8 kHz PCM signal generator and analyzer (optional)
(e.g., Audio Precision System 2 and Audio Precision SIA-2322 and/or Wandel and Goltermann PCM-4)

Features

- Silicon Laboratories Dual ProSLIC device
- Stackable cards for up to 16 channels
- All components necessary for linecard implementation
- Ringing source connector, relay, and resistor
- Layout for optional secondary protections
- Control I/O through standard parallel port
- On-board oscillator for stand-alone operation
- PCM I/O set up for Audio Precision System 2 or Wandel and Goltermann PCM-4
- Full access to PCM highway
- ProSLIC power selection (3 V or 5 V)

Function Block Diagram



ProSLIC LINC Evaluation Software

The ProSLIC LINC software is an executable program that allows control and monitoring of the ProSLIC. It utilizes the primary LPT port of a standard PC to communicate with the ProSLIC's SPI port.

To install the software, insert the Silicon Laboratories ProSLIC CD into the computer. The setup routine can be invoked by running the setup.exe program in the root directory of the CD.

Invoking the ProSLIC LINC is achieved by double clicking the ProSLIC LINC icon. Refer to the ProSLIC LINC User Guide for software operation.

Si3225PPT-EVB Dual ProSLIC Evaluation Board Description

The schematics for the Dual ProSLIC evaluation daughter card are shown in Figures 1 through 3. The schematic in Figure 1 shows the Dual ProSLIC linecard implementation. All circuitry pertaining to the telephony function of the Dual ProSLIC is found here. Figure 2 contains a number of options for secondary fault protection. Secondary protection components can be selected for a given level of protection against expected faults. Figure 3 illustrates the serial control interface, PCM interface, daisy chain ports, and power supply filtering and connections. These schematics represent typical linefeed components for the ProSLIC.

The layout of the Dual ProSLIC evaluation daughter card is found in Figures 4, 5, and 6. Figure 4 shows the component placement while Figures 5 and 6 show the two layers of component interconnect. For optimum thermal performance of the Si3200, the daughter card has inner VDD and GND layers. These layers are omitted from the figures in this data sheet. The signal flow is digital PCM on the left to two-wire analog on the right.

Signal requirements for ProSLIC operation are PCLK (PCM clock), FS (frame sync), and Serial IO. The ProSLIC motherboard has a local oscillator with a programmable logic device to provide the ProSLIC PCLK and FS signals. The DIP switch (S2) sets the PCLK frequency and controls the FS enable. See Table 1 for S2 settings. JP3 and JP4 select this internal

clock source or an external PCM clock source. The ProSLIC motherboard has been designed to directly connect to an Audio Precision SIA-2322 Serial Interface Adapter through the 15 pin d-connectors, P2 and P3. See Table 2 for the Audio Precision settings. The ProSLIC evaluation board has also been designed to interface with a Wandel and Goltermann PCM-4 through J8, J9, J10, and J11. See Table 3 for PCM-4 settings. A header, J5, allows access to the ProSLIC's PCM signals for connection to other PCM testing devices or an actual telephone system PCM bus. TIP and RING of the two-wire analog interface are present at the RJ-11 connectors, J1 and J11, of the Dual ProSLIC daughter card.

The schematics of the ProSLIC motherboard are found in Figures 7, 8, and 9. Figure 7 shows the connections from the motherboard to the daughter card. Figure 8 illustrates the LPT port connection to the SPI drivers. The PCM highway and LED indicators are shown in Figure 9.

The ProSLIC evaluation board is voltage-programmable with specific jumper settings. JP1 selects 3 V or 5 V ProSLIC operation. JP2 selects 3 V or 5 V PCM source level compatibility. These should be placed on the expected setting.

Power is connected to the ProSLIC at J2, J3, and J4. 5 V is always required for the buffers, U2 and U3, to interface to the parallel port. The ProSLIC can be powered from 5 V or 3 V with the placement of a jumper on JP1. The Protection Return connections on J6 should be connected to an appropriate ground for TIP/RING fault testing. This return is tied to signal ground on-board though it has a dedicated trace for high-current conditions. Serial control of the ProSLIC is achieved by toggling select bits of a standard parallel port. The parallel port connection is available at P1 and J1.

Multiple dual ProSLIC cards can be daisy-chained by stacking the cards. Stack up to eight cards by aligning JS1–JS5 and pressing together. The ProSLIC LINC Software allows channel selection for RAM and register manipulation.

Si3225PPT-EVB Dual ProSLIC Evaluation Platform Setup

To prepare the Dual ProSLIC evaluation platform for use, perform the following steps:

1. Set power supplies to 3.3 V, 5 V, -24 V, and -75 V.
2. Connect ringing source to J5.
3. With these supplies off, connect them to J2, J3, and J4 corresponding to the silk screen designators.
4. Connect the PC's parallel port (LPT1) to P1 (or J1) using a 25 pin D male-to-male cable.
5. Select the on-board PCM clock source or select external PCM source with JP3, JP4 and connect an Audio Precision SIA-2322 to P2 and P3 or a Wandel and Goltermann PCM-4 to J8, J9, J10, and J11.
6. TIP/RING connection can be made from the RJ-11s to a phone or telephony test equipment.
7. Invoke the ProSLIC LINC software.

8. Turn the power supplies on and press the ProSLIC motherboard reset button (S1).
9. Click the "Reinitialize" button in the ProSLIC LINC software panel.

The Dual ProSLIC is now ready to perform its linecard function.

To achieve an end-to-end connection with 600 Ω, perform the following steps:

1. Verify that R11 on the motherboard is shorted.
2. Click RESET.
3. Click REINITIALIZE.
4. Click REGISTER SET.
5. Click BROADCAST BOX.
6. Write "1" to LINEFEED REGISTER.

The evaluation platform is now connected end-to-end per daughter card RJ-11 connector pairs.

Table 1. On-Board PCLK Settings (S2)

S2-1,2,3	S2-4	S2-5	S2-6	S2-7	S2-8
PCLK frequency	unused	unused	unused	unused	FS enable
0,0,0 = 8.192 MHz 0,0,1 = 4.096 MHz 0,1,0 = 2.048 MHz 0,1,1 = 1.024 MHz 1,x,x = 512 kHz	x	x	x	x	0 = FS disabled 1 = FS enabled
Note: 1 = on.					

Table 2. Audio Precision SIA-2322 DIP Switch Setting

Receiver Mode				Transmitter Mode			
10111001	00000110	01111101	01111001	1000001	00000110	01111101	01111001
Note: 256 kHz PCLK and 8 kHz FS.							

Table 3. Wandel and Goltermann PCM-4 Settings

General Configuration	2.14
General Configuration	3.13
General Configuration	4.13
For μ-law add the following:	
General Configuration	7.12
General Configuration	7.22







Figure 1. Si3225DC-EVB Evaluation Circuit (1 of 3)



Note 1: Choose desired protection scenario and do not install other components

Figure 2. Si3225DC-EVB Evaluation Circuit (protection) (2 of 3)






Figure 3. Si3225DC-EVB Evaluation Circuit (interconnect) (3 of 3)

Bill of Materials

Table 4. Si3225DC0-EVB Application Circuit

Component(s)	Value	Function
C1, C2, C11, C12	100 nF, 100 V, X7R, $\pm 20\%$	Filter capacitors for TIP, RING ac sensing inputs.
C3, C4, C13, C14	10 nF, 100 V, X7R, $\pm 20\%$	TIP/RING compensation capacitors.
C5, C15	1 μ F, 6.3 V, X7R, $\pm 20\%$	Low pass filter capacitors to stabilize common mode SLIC feedback loops.
C6, C16	1 μ F, 6.3 V, X7R, $\pm 20\%$	Low pass filter capacitors to stabilize differential SLIC feedback loops.
C30, C31, C32, C33	0.1 μ F, 100 V, Y5V	Decoupling for battery voltage supply pins.
C20–C25	0.1 μ F, 10 V, Y5V	Decoupling for analog and digital chip supply pins.
R1, R2, R11, R12	402 k Ω , 1/10 W, $\pm 1\%$	Sense resistors for TIP and RING voltage sensing nodes.
R3, R4, R13, R14	4.7 k Ω , 1/10 W, $\pm 1\%$	Sense resistors for TIP, RING ac sensing inputs.
R5, R15	806 k Ω , 1/10 W, $\pm 1\%$	Sense resistor for battery voltage sensing nodes.
R6, R16	40.2 k Ω , 1/10 W, $\pm 5\%$	Sets bias current for battery switching circuit.
R7, R8, R17, R18	182 Ω , 1/10 W, $\pm 1\%$	Bias resistors for internal transconductance amplifier.
R9, R19, R20	806 k Ω , 1/10 W, $\pm 1\%$	Sense registers for ringing generator feed.
R10	40.2 k Ω , 1/10 W, $\pm 1\%$	Generates a high accuracy reference current.
R _{RING}	510 Ω , 2 W, $\pm 2\%*$	Feed resistor for ringing generator source.

***Note:** Example power rating.

Table 5. Si3225DC0-EVB Protection Circuit

Component(s)	Description	Function/Comments
D3, D4, D13, D14	Teccor P0721SC Sidactor	Overvoltage protection
RF1, RF2, RF11, RF12	Teccor F1250T, 250 V, 1.25 A, TeleLink® fuse	Overcurrent protection
RF3*, RF4*, RF13*, RF14*	Raychem TS600-170	Overcurrent protection PTC (optional)
RF5*, RF6*, RF15*, RF16*	Raychem TS250-130-RA	Overcurrent protection PTC (optional)
RF7A*, RF7B*, RF17A*, RF17B*	MMC L11A050AA	Overcurrent protection resistor (optional)
RV1, RV11 with C36, C37	Teccor B1161UC	Overvoltage protection device (optional)

***Note:** Not used on Si3225DC0-EVB. Usage depends on application.






Figure 4. Si3225DC-EVB Silkscreen




Figure 5. Si3225DC-EVB Component Side






Figure 6. Si3225DC-EVB Solder Side




Figure 7. ProSLIC Motherboard (ProSLIC IF)






Figure 8. ProSLIC Motherboard (LPT to SPI)




Figure 9. ProSLIC Motherboard (PCM)

Si3225PPT-EVB

Document Change List:

Revision 0.92 to Revision 1.0

- "Si3225PPT-EVB Dual ProSLIC Evaluation Board Description," on page 2 updated.
- "Si3225PPT-EVB Dual ProSLIC Evaluation Platform Setup," on page 3 updated.
- Figures 1–6 updated.

Notes:



Si3225PPT-EVB

Contact Information

Silicon Laboratories Inc.
4635 Boston Lane
Austin, TX 78735
Tel: 1+(512) 416-8500
Fax: 1+(512) 416-9669
Toll Free: 1+(877) 444-3032
Email: productinfo@silabs.com
Internet: www.silabs.com

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories, Silicon Labs, ProSLIC, and LINC are trademarks of Silicon Laboratories Inc.
Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.