

OKI Semiconductor

This version: Feb. 1999 Previous version: May. 1997

MSM6586

262,144-Word x 1-Bit Serial Register

GENERAL DESCRIPTION

The MSM6586 is a serial register in 262,144 words x 1 bit configuration featuring medium speed operation with low power consumption.

The MSM6586 has a built-in internal address generator circuit allowing continuous serial read/write operation by external clock input. The internal address is automatically incremented or decremented by one by read/write operation. Address increment or decrement can be selected by external input.

Address designation in units of 1024 words in the direction of words is possible by an external serial address input.

A refresh timer and refresh counter are built in to eliminate the need of the external refresh circuit and to realize low power consumption.

18-pin plastic QFJ (PLCC) is used as the package and the operating temperature range is between 0° C and 70° C.

The MSM6586 is suitable for storing large capacity data with battery backup. A solid state recording and playback system can easily be constructed in combination with OKI's voice synthesizer ICs.

FEATURES

• Configuration : 262,144 x 1 bit

• Serial access operation

Serial access time : $1.5 \,\mu s \,(3.0 \,\mu s)$ Serial read/write cycle time : $2.0 \,\mu s \,(4.0 \,\mu s)$ Fast mode read/write cycle time : $0.4 \,\mu s \,(0.4 \,\mu s)$

Times in parentheses indicate ones in self-refresh mode.

• Low current consumption : 100 μA max.

(for data holding, $V_{CC} = 4.0 \text{ V}$)


• Wide operating supply voltage range : Single 3.5 to 5.5 V

• Auto-refresh/self-refresh changeable


Package:

18-pin plastic QFJ (PLCC) (QFJ18-P-R290-1.27) (Product name: MSM6586JS)

BLOCK DIAGRAM



PIN CONFIGURATION (TOP VIEW)



NC: No connection

18-Pin Plastic QFJ

PIN DESCRIPTIONS

Pin	Symbol	Description
1	DIN	Data input
2	WE	Write enable
3, 16	TEST	Test input
4	CS	Chip select
6	SAD	Serial address data
7	SAS	Serial address strobe
8	TAS	Transfer address strobe
9	V _{CC}	Power supply (+5V)
10	RS/A (TEST)	Self-refresh/auto-refresh select (Test input)
11	RFSH (TEST)	Refresh clock input (Test input)
12	FAM (TEST)	Fast access mode select (Test input)
13	RWCK	Read/write clock
15	AU/D	Address up/down select
17	DOUT	Data output
18	V _{SS}	Ground (0V)

OKI Semiconductor MSM6586

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Rating	Unit
Terminal Voltage	V _T	$T_a = 25$ °C, relative to V_{SS}	-1.0 to +7.0	V
Output Short-Circuit Current	I _{0S}	Ta = 25°C	50	mA
Power Dissipation	P _D	Ta = 25°C	1	W
Operating Temperature	T _{op}	_	0 to 70	°C
Storage Temperature	T _{STG}	_	−55 to +150	°C

RECOMMENDED OPERATING CONDITIONS

 $(Ta = 0 \text{ to } 70^{\circ}C)$

Parameter	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	V _{CC}	3.5	5.0	5.5	V
Supply Voltage	V _{SS}	0	0	0	V
"H" Input Voltage	V _{IH}	V _{CC} - 0.5	V _{CC}	V _{CC} + 0.5	V
"L" Input Voltage	V _{IL}	-0.5	0	+0.5	V

ELECTRICAL CHARACTERISTICS

DC Characteristics

 $(V_{CC} = 3.5V \text{ to } 5.5V, Ta = 0 \text{ to } 70^{\circ}C)$

, ,								
Parameter	Symbol	Condition	Min.	Max.	Unit			
"H" Output Voltage	V _{OH}	$I_{OH} = -0.5 \text{mA}$	V _{CC} - 0.5	_	V			
"L" Output Voltage	V_{OL}	$I_{OL} = 0.5 \text{mA}$	_	0.4	V			
Input Leakage Current	ILI	V _I = 0V to V _{CC}	-1	+1	μΑ			
Output Leakage Current	I _{L0}	$V_0 = 0V \text{ to } V_{CC}$	-1	+1	μΑ			
Supply Current (in operating state)	I _{CC1}	$V_{CC} = 4V$, $t_{RWC} = 2\mu s$	_	5	mA			
Supply Current (in standby state)	I _{CC2}	V _{CC} = 4V	_	100	μА			
Supply Current (FAM)	I _{CC3}	$V_{CC} = 4V, t_{RWC} = 0.4 \mu s$	_	15	mA			

AC Characteristics

 $(V_{CC} = 3.5V \text{ to } 5.5V, Ta = 0 \text{ to } 70^{\circ}C)$


Refresh Cycle		MSM6586-SELI			MSM658	36-AUTO	
Read/Write Cycle Time	Parameter	Symbol	Min.	Max.	Min.	Max.	Unit
Access Time	Refresh Cycle	t _{REF}	_	_	_	100	ms
Output Turn-off Delay Time toff 0 50 0 50 ns Input Signal Rise/Fall Time tT 3 50 3 50 ns RWCK Precharge Time tRWP 1,000 — 500 — ns RWCK Pulse Width tRW 3,000 10,000 1,500 10,000 ns SAS Cycle Time tSSC 100 — 100 — ns SAS Precharge Time tSSC 100 — 100 — ns Address Setup Time tSAS 50 — 50 — ns Address Setup Time tAS 0 — 0 — ns Address Setup Time tAS 0 — 0 — ns Address Setup Time tAS 0 — 50 — ns Address Setup Time tAS 0 — 50 — ns TAS Setup Time tAS 50 —<	Read/Write Cycle Time	t _{RWC}	4,000	_	2,000	_	ns
Output Turn-off Delay Time topf 0 50 0 50 ns Input Signal Rise/Fall Time t _T 3 50 3 50 ns RWCK Precharge Time t _{RWP} 1,000 — 500 — ns RWCK Pulse Width t _{RW} 3,000 10,000 1,500 10,000 ns SAS Cycle Time t _{SSC} 100 — 100 — ns SAS Pulse Width t _{SAS} 50 — 50 — ns Address Setup Time t _{SAP} 50 — 50 — ns Address Setup Time t _{AS} 0 — 0 — ns Address Setup Time t _{AS} 50 — 50 — ns Address Setup Time t _{AS} 50 — 50 — ns Address Hold Time t _{TAS} 50 — 50 — ns TAS to Ruse Width t _{TAS}	Access Time	t _{ACC}	_	3,000	_	1500	ns
Input Signal Rise/Fall Time	Output Turn-off Delay Time		0	50	0	50	ns
RWCK Pulse Width trw 3,000 10,000 1,500 10,000 ns SAS Cycle Time t _{SSC} 100 — 100 — ns SAS Pulse Width t _{SAS} 50 — 50 — ns Address Setup Time t _{SAP} 50 — 50 — ns Address Setup Time t _{AS} 0 — 0 — ns Address Hold Time t _{AH} 50 — 50 — ns Address Hold Time t _{AH} 50 — 50 — ns Address Hold Time t _{AH} 50 — 50 — ns Address Hold Time t _{AH} 50 — 50 — ns Address Hold Time t _{TAS} 50 — 50 — ns TAS Delise Width t _{TAS} 50 — 50 — ns Read Command Setup Time t _{RRB} 0 <td< td=""><td>Input Signal Rise/Fall Time</td><td>t_T</td><td>3</td><td>50</td><td>3</td><td>50</td><td>ns</td></td<>	Input Signal Rise/Fall Time	t _T	3	50	3	50	ns
SAS Cycle Time tssc 100 — 100 — ns SAS Pulse Width tsas 50 — 50 — ns SAS Precharge Time tsas 50 — 50 — ns Address Setup Time tas 0 — 0 — ns Address Hold Time tas 0 — 50 — ns Address Hold Time tas 50 — 50 — ns Address Hold Time tas 50 — 50 — ns Address Hold Time tas 50 — 50 — ns Address Hold Time tas 50 — 50 — ns TAS to Rusk Setup Time tas 50 — 50 — ns Read Command Pulse Width tas 50 — 0 — ns Write Command Pulse Width tws 0 — 0	RWCK Precharge Time	t _{RWP}	1,000	_	500	_	ns
SAS Pulse Width tsas 50 — 50 — ns SAS Precharge Time tsap 50 — 50 — ns Address Setup Time tas 0 — 0 — ns Address Hold Time tah 50 — 50 — ns TAS Setup Time tats 50 — 50 — ns TAS To RWCK Setup Time tats 50 — 50 — ns TAS Pulse Width tats 50 — 50 — ns Read Command Setup Time tars 0 — 0 — ns Read Command Hold Time tars 0 — 0 — ns Write Command Setup Time twrs 0 — 0 — ns Write Command Hold Time twrs 0 — 0 — ns Write Command Pulse Width twr 50 —	RWCK Pulse Width	t _{RW}	3,000	10,000	1,500	10,000	ns
SAS Precharge Time	SAS Cycle Time	t _{SSC}	100	_	100	_	ns
Address Setup Time tas 0 — 0 — ns Address Hold Time tas 50 — 50 — ns TAS Setup Time tas 50 — 50 — ns TAS Pulse Width tras 50 — 50 — ns Read Command Setup Time tras 0 — 0 — ns Read Command Hold Time tras 0 — 0 — ns Read Command Hold Time tras 0 — 0 — ns Read Command Setup Time twas 0 — 0 — ns Write Command Setup Time twas 0 — 0 — ns Write Command Pulse Width twp 50 — 50 — ns Write Command Pulse Width twp 50 — 50 — ns Wite to RWCK Lead Time traw traw 5	SAS Pulse Width	t _{SAS}	50	_	50	_	ns
Address Hold Time tah 50 — 50 — ns TAS Setup Time tats 50 — 50 — ns TAS Fulse Width tras 50 — 50 — ns Read Command Setup Time tras 0 — 0 — ns Read Command Hold Time tras 0 — 0 — ns Read Command Hold Time tras 0 — 0 — ns Write Command Setup Time tws 0 — 0 — ns Write Command Pulse Width tws 0 — 0 — ns Write Command Pulse Width tws 50 — 50 — ns Write Command Pulse Width tws 50 — 50 — ns Write Command Pulse Width tws 50 — 50 — ns Write Command Pulse Width tws 50	SAS Precharge Time	t _{SAP}	50	_	50	_	ns
TAS Setup Time tATS 50 — 50 — ns TAS to RWCK Setup Time tTRS 50 — 50 — ns TAS Pulse Width tTAS 50 — 50 — ns Read Command Setup Time tRRS 0 — 0 — ns Read Command Hold Time tRRH 250 — 250 — ns Write Command Setup Time tWRS 0 — 0 — ns Write Command Hold Time tWRH 50 — 50 — ns Write Command Pulse Width tWP 50 — 50 — ns Write Command Pulse Width tWP 50 — 50 — ns Write Command Pulse Width tWP 50 — 50 — ns Write Command Pulse Width tWP 50 — 50 — ns Write Command Pulse Width tRWP	Address Setup Time	t _{AS}	0	_	0	_	ns
TAS to RWCK Setup Time t _{TRS} 50 — 50 — ns TAS Pulse Width t _{TAS} 50 — 50 — ns Read Command Setup Time t _{RRB} 0 — 0 — ns Write Command Hold Time t _{RRH} 250 — 50 — ns Write Command Pulse Width t _{WR} 50 — 50 — ns Write Command Pulse Width t _{WP} 50 — 50 — ns Write Command Pulse Width t _{WP} 50 — 50 — ns Write Command Pulse Width t _{WP} 50 — 50 — ns Write Command Pulse Width t _{WP} 50 — 50 — ns Write Command Pulse Width t _{WP} 50 — 50 — ns But to RWCK Lead Time t _{RWL} 50 — 50 — ns But to RWCK to RWC Delay T	Address Hold Time	t _{AH}	50	_	50	_	ns
TAS Pulse Width t _{TAS} 50 — 50 — ns Read Command Setup Time t _{RRS} 0 — 0 — ns Read Command Hold Time t _{RRH} 250 — 0 — ns Write Command Setup Time t _{WRH} 50 — 50 — ns Write Command Pulse Width t _{WR} 50 — 50 — ns Write Command Pulse Width t _{WR} 50 — 50 — ns Write Command Pulse Width t _{WR} 50 — 50 — ns Write Command Pulse Width t _{WR} 50 — 50 — ns Write Command Pulse Width t _{WR} 50 — 50 — ns Write Command Pulse Width t _{WR} 50 — 50 — ns Data Setup Time t _{RWL} 50 — 50 — ns RFSH Owlead Time <t< td=""><td>TAS Setup Time</td><td>t_{ATS}</td><td>50</td><td>_</td><td>50</td><td>_</td><td>ns</td></t<>	TAS Setup Time	t _{ATS}	50	_	50	_	ns
Read Command Setup Time tark tark 250	TAS to RWCK Setup Time	t _{TRS}	50	_	50	_	ns
Read Command Hold Time tare 250 — ns Write Command Setup Time twrs 0 — 0 — ns Write Command Hold Time twre 50 — 50 — ns Write Command Pulse Width twre 50 — 50 — ns Write Command Pulse Width twre 50 — 50 — ns Write Command Pulse Width twre 50 — 50 — ns Write Command Pulse Width Time twre twre 50 — 50 — ns Date Setur Time tps 0 — 0 — ns ns AU/D Setup Time tps 0 — 0 — ns ns AU/D Hold Time tups 0 — 0 — ns AU/D Hold Time tups 0 — 0 — ns RFSH Setup Time trs <t< td=""><td>TAS Pulse Width</td><td>t_{TAS}</td><td>50</td><td>_</td><td>50</td><td></td><td>ns</td></t<>	TAS Pulse Width	t _{TAS}	50	_	50		ns
Write Command Setup Time twrs 0 — 0 — ns Write Command Hold Time twrh 50 — 50 — ns Write Command Pulse Width twrh 50 — 50 — ns WE to RWCK Lead Time true true 50 — 50 — ns Data Setup Time tos 0 — 0 — ns RWCK to WE Delay Time tob 50 — 50 — ns AU/D Setup Time true tubs 0 — 0 — ns AU/D Hold Time tubs 0 — 0 — ns AU/D Hold Time tubs 0 — 0 — ns AU/D Hold Time tubs 0 — 0 — ns AU/D Hold Time tubs 0 — 0 — ns RFSH Setup Time true true	Read Command Setup Time	t _{RRS}	0	_	0	_	ns
Write Command Hold Time t _{WRH} 50 — 50 — ns Write Command Pulse Width t _{WP} 50 — 50 — ns WE to RWCK Lead Time t _{RWL} 50 — 50 — ns Data Setup Time t _{DB} 0 — 0 — ns RWCK to WE Delay Time t _{DH} 50 — 50 — ns AU/D Setup Time t _{UDS} 0 — 0 — ns AU/D Hold Time t _{UDH} 50 — 50 — ns AU/D to TAS Setup Time t _{UDTS} 0 — 0 — ns AU/D to TAS Setup Time t _{RFS} — 500 — ns RFSH Setup Time t _{RFS} — — 0 — ns RFSH Precharge Time t _{RFP} — — 500 — ns RFSH RWCK Precharge Time t _{FC} 400 — <td>Read Command Hold Time</td> <td>t_{RRH}</td> <td>250</td> <td>_</td> <td>250</td> <td>_</td> <td>ns</td>	Read Command Hold Time	t _{RRH}	250	_	250	_	ns
Write Command Pulse Width t _{WP} 50 — 50 — ns WE to RWCK Lead Time t _{RWL} 50 — 50 — ns Data Setup Time t _{DS} 0 — 0 — ns Data Hold Time t _{DH} 50 — 50 — ns RWCK to WE Delay Time t _{RWD} 100 — 100 — ns AU/D Setup Time t _{UDS} 0 — 0 — ns AU/D Hold Time t _{UDH} 50 — 50 — ns AU/D to TAS Setup Time t _{UDTS} 0 — 0 — ns AU/D to TAS Setup Time t _{RFS} — 500 — ns RFSH Setup Time t _{RFS} — — 500 — ns RFSH Pulse Width t _{RF} — — 500 — ns RFSH RWCK Precharge Time t _{RRP} — —	Write Command Setup Time	twrs	0	_	0	_	ns
WE to RWCK Lead Time t _{RWL} 50 — 50 — ns Data Setup Time t _{DS} 0 — 0 — ns Data Hold Time t _{DH} 50 — 50 — ns RWCK to WE Delay Time t _{RWD} 100 — 100 — ns AU/D Setup Time t _{UDS} 0 — 0 — ns AU/D Hold Time t _{UDH} 50 — 50 — ns AU/D to TAS Setup Time t _{UDTS} 0 — 0 — ns RFSH Setup Time t _{RFS} — 500 — ns RFSH Precharge Time t _{RFP} — 500 — ns RFSH RWCK Precharge Time t _{RRP} — — 500 — ns Fast RWCK Mode Cycle t _{FC} 400 — 400 — ns Fast RWCK Precharge Time t _{FCP} 100 — 100	Write Command Hold Time	t _{WRH}	50	_	50	_	ns
Data Setup Time tDS 0 — 0 — ns Data Hold Time tDH 50 — 50 — ns RWCK to WE Delay Time tRWD 100 — 100 — ns AU/D Setup Time tUDS 0 — 0 — ns AU/D Hold Time tUDH 50 — 50 — ns AU/D to TAS Setup Time tUDTS 0 — 0 — ns RFSH Setup Time tRFS — — 500 — ns RFSH Precharge Time tRFP — — 500 — ns RFSH RWCK Precharge Time tRFP — — 500 — ns Fast RWCK Mode Cycle tFC 400 — 400 — ns Fast RWCK Precharge Time tFCP 100 — 100 — ns Fast RWCK Pulse Width tFR 300 —	Write Command Pulse Width	t _{WP}	50	_	50		ns
Data Hold Time tDH 50 — 50 — ns RWCK to WE Delay Time tRWD 100 — 100 — ns AU/D Setup Time tUDS 0 — 0 — ns AU/D Hold Time tUDH 50 — 50 — ns AU/D to TAS Setup Time tUDTS 0 — 0 — ns RFSH Setup Time tRFS — — 500 — ns RFSH Precharge Time tRFP — — 500 — ns RFSH RWCK Precharge Time tRFP — — 500 — ns Fast RWCK Mode Cycle tFC 400 — 400 — ns Fast RWCK Precharge Time tFCP 100 — 100 — ns Fast RWCK Precharge Time tFCP 100 — 100 — ns Fast Mode RWCK Pulse Width tFR 300	WE to RWCK Lead Time	t _{RWL}	50	_	50	_	ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Data Setup Time	t _{DS}	0	_	0	_	ns
AU/D Setup Time t _{UDS} 0 — 0 — ns AU/D Hold Time t _{UDH} 50 — 50 — ns AU/D to TAS Setup Time t _{UDTS} 0 — 0 — ns RFSH Setup Time t _{RFS} — — 500 — ns RFSH Precharge Time t _{RFP} — — 500 — ns RFSH RWCK Precharge Time t _{RRP} — — 1,500 10,000 ns Fast RWCK Mode Cycle t _{FC} 400 — 400 — ns Fast Mode Access Time t _{FC} 400 — 300 — ns Fast RWCK Precharge Time t _{FCP} 100 — 100 — ns Fast Mode RWCK Pulse Width t _{FR} 300 — 300 — ns Fast Mode Setup Time t _{FS} 0 — 0 — ns	Data Hold Time	t _{DH}	50	_	50	_	ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	RWCK to WE Delay Time	t _{RWD}	100	_	100	_	ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	AU/D Setup Time	t _{UDS}	0	_	0	_	ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	AU/D Hold Time	t _{UDH}	50	_	50	_	ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	AU/D to TAS Setup Time	t _{UDTS}	0	_	0		ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	RFSH Setup Time	t _{RFS}	_	_	500		ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	RFSH Precharge Time	t _{RFP}	_	_	500	_	ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	RFSH Pulse Width	t _{RF}	_	_	1,500	10,000	ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	RFSH RWCK Precharge Time	t _{RRP}	_	_	500	_	ns
	Fast RWCK Mode Cycle	t _{FC}	400	_	400	_	ns
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Fast Mode Access Time	t _{FAC}	_	300	_	300	ns
Fast Mode Setup Time	Fast RWCK Precharge Time	t _{FCP}	100	_	100	_	ns
	Fast Mode RWCK Pulse Width	t _{FR}	300	_	300	_	ns
Fast Mode Hold Time t _{FH} 50 — 50 — ns	Fast Mode Setup Time	t _{FS}	0	_	0	_	ns
	Fast Mode Hold Time	t _{FH}	50	_	50	_	ns

AC Characteristics (Continued)

Dovometer	Symbol	MSM6586-SELF		MSM6586-AUTO		11
Parameter		Min.	Max.	Min.	Max.	Unit
Fast Mode Width	t _{FCC}	4,000	100,000	2,000	100,000	ns
Slow Mode Setup Time	tss	0	_	0	_	ns
Slow Mode Hold Time	t _{SH}	50	_	50	_	ns


- Note: 1. Up/down switching for internal addresses is not available in fast mode.
 - 2. Switching to the fast mode should be made satisfying the timings of t_{FS} and t_{SS} at the "L" level of RWCK.

TIMING DIAGRAMS




Note: Out of ten bits from A0 to A9, only the eight bits from A0 to A7 are effective. Fix A8 and A9 to "L".

OKI Semiconductor




8/13



9/13

OKI Semiconductor



OKI Semiconductor MSM6586

FUNCTIONAL DESCRIPTION

Serial Address Input (SAD)

Pin for inputting the read/write starting address. Designation in units of 1024 words is possible. The 512 address data can be input as 10-bit (A0-A9) serial from the SAD pin. (A0-A7 has enable address, A8 and A9 keep "L".)

Serial Address Strobe (SAS)

Pin for the clock used to store the serial address data into the internal register.

Address Transfer Strobe (TAS)

Input pin for setting the serial address data stored in the address register to the internal address counter.

When the TAS falls, and the Y address is set to address 0 in the increment mode or to address 1023 in the decrement mode.

Read/Write Clock (RWCK)

Input pin for the data register information read/write clock.

Internal operation starts at the falling edge of \overline{RWCK} . The information in the data register is output to the DOUT pin in the read mode, and the information at the DIN pin is written into the data register in the write mode. The internal address counter is automatically incremented or decremented also when \overline{RWCK} falls.

Write Enable (WE)

Input pin for selecting the read mode, write mode or read modify write mode. The read mode is set when \overline{WE} is "H", and the write mode is set when \overline{WE} is "L". When \overline{WE} falls from "H" to "L" while \overline{RWCK} is active, the read modify write mode is set.

Data Input (DIN)

Input pin for write data.

The information at the data input pin is stored at the falling edge of \overline{RWCK} in the write mode, and at the falling edge of \overline{WE} in the modify write mode.

Data Output (DOUT)

The data output pin is always kept in the high impedance state when \overline{RWCK} or \overline{CS} is kept at "H". When "H" or "L" information is read in the read operation, the output pin is set to "H" or "L" and holds the read information until \overline{RWCK} is again set to "H". In the early write mode the output pin maintains the high impedance state, so I/O common operation by connecting DIN and DOUT is possible.

Address Up/Down Select (AU/D)

Input pin for selecting the direction of automatic address updating.

When the \overline{TAS} signal is input with the AU/D pin set to "H", the internal address counters are set to the externally set address for X and to address 0 for Y. Then the address is incremented by 1 every time \overline{RWCK} is input.

When the \overline{TAS} signal is input with the AU/D pin set to "L", the internal address counters are set to the externally set address in the same way for X but set to address 1023 for Y.

Then the address is decremented by 1 every time \overline{RWCK} is input. In either case, the X address is automatically incremented or decremented by 1 when read/write operation for 1024 words ends. The AU/D pin setting change is possible in any read/write cycle so long as the timing specifications for t_{UDS} , t_{UDH} are satisfied.

Chip Select (CS)

Input pin for disabling all input and output pins. This pin enables parallel use of multiple MSM6586s by connecting the data input and output pins.

Self/Auto Refresh Select (RS/A (TEST))

Pin for selecting a refresh mode in order to retain memory cell data.

If the $\overline{RS/A}$ pin is set to "L" level, the self-refresh mode is selected and no external refresh control is required. If the $\overline{RS/A}$ pin is set to "H" level, the auto-refresh mode is selected and refresh operation is required to retain memory cell data.

Refresh Clock Input (RFSH (TEST))

Input pin for controlling the external refresh when the auto refresh mode is selected.

When the auto-refresh mode is selected, 1024 refresh operations are required within 100ms via the $\overline{\text{RFSH}}$ pin while the $\overline{\text{RWCK}}$ is at "H" level.

Fast Access Mode Select (FAM (TEST))

Pin for fast read/write operations.

Fast read/write is possible by keeping the \overline{FAM} pin at "L" level. The fast access mode is set or released by inputting "L" level or "H" level to the \overline{FAM} pin when the \overline{RWCK} pin is at "L" level, and when t_{FS} and t_{SS} are satisfied.

When 1024-word data access is complete, be sure to insert a normal cycle in order to increment or decrement the X address.

When the fast access mode is set, the address increment/decrement switching with the AU/D pin is not available.


Test (TEST, TEST)

The TEST pin is fixed to "L" level.

The TEST pin is fixed to "H" level.

PACKAGE DIMENSIONS

(Unit: mm)



Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, TQFP, LQFP, SOJ, QFJ (PLCC), SHP, and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person on the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

NOTICE

- 1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date.
- 2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.
- 3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature.
- 4. Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range.
- 5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.
- 6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans. Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems.
- 7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these.
- 8. No part of the contents cotained herein may be reprinted or reproduced without our prior permission.
- 9. MS-DOS is a registered trademark of Microsoft Corporation.

Copyright 1999 Oki Electric Industry Co., Ltd.

Printed in Japan