


**CMOS 8-bit Single Chip Microcomputer****Description**

The CXP82832/82840/82852/82860 is a CMOS 8-bit single chip microcomputer integrating on a single chip an A/D converter, serial interface, timer/counter, time base timer, capture timer/counter, fluorescent display panel controller/driver, remote control reception circuit, and PWM output besides the basic configurations of 8-bit CPU, ROM, RAM, and I/O port.

The CXP82832/82840/82852/82860 also provides sleep/stop function that enables lower power consumption.

**Structure**


Silicon gate CMOS IC


**Features**

- Wide-range instruction system (213 instructions) to cover various types of data
  - 16-bit arithmetic/multiplication and division/boolean bit operation instructions
- Minimum instruction cycle
  - 400ns at 10MHz operation  
(122 $\mu$ s at 32kHz operation)
- Incorporated ROM capacity
  - 32K bytes (CXP82832)  
40K bytes (CXP82840)  
52K bytes (CXP82852)  
60K bytes (CXP82860)
- Incorporated RAM capacity
  - 1536 bytes (including fluorescent display area)
- Peripheral functions
  - A/D converter
    - 8 bits, 8 channels, successive approximation method  
(Conversion time of 32 $\mu$ s/10MHz)
  - Serial interface
    - 8-bit, 8-stage FIFO incorporated  
(Auto transfer for 1 to 8 bytes), 1 channel
    - 8-bit clock synchronized type, 1 channel
  - Timers
    - 8-bit timer, 8-bit timer/counter, 19-bit time base timer
    - 16-bit capture timer/counter, 32kHz timer/counter
  - Fluorescent display panel controller/driver
    - Supports the universal grid fluorescent display panel.
    - High voltage drive output port of 56 pins (40V)
    - Maximum of 640 segments display possible
    - Display timing number of 1 to 20
    - Dimmer function
    - Incorporated pull-down resistor (Mask option)
    - Hardware key scan function (Maximum of 16 × 8 key matrix supportable)
  - Remote control reception circuit
  - PWM output
- Interruption
- Standby mode
- Package
  - 100-pin plastic QFP
  - CXP82800 100-pin ceramic QFP
- Piggyback/evaluation chip

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

## Block Diagram



**Pin Assignment (Top View)**

**Note)** 1. NC (Pin 3) must be connected to V<sub>DD</sub>.

2. V<sub>DD</sub> (Pins 44 and 89) must be connected to V<sub>DD</sub>.





**Pin Description**




Pin code	I/O	Functions		
PA0/AN0 to PA7/AN7	I/O/ Analog input	(Port A) 8-bit I/O port. I/O can be set in a unit of single bits. Incorporation of the pull-up resistor can be set through the software in a unit of 4 bits. (8pins)	Analog inputs to A/D converter. (8 pins)	
PB0/CINT	I/O/Input	(Port B) 8-bit I/O port. I/O can be set in a unit of single bits. Incorporation of the pull-up resistor can be set through the software in a unit of 4 bits. (8 pins)	Capture input to 16-bit timer/counter.	
PB1/CS0	I/O/Input		Chip select input for serial interface (CH0).	
PB2/SCK0	I/O/I/O		Serial clock I/O (CH0).	
PB3/SI0	I/O/Input		Serial data input (CH0).	
PB4/SO0	I/O/Output		Serial data output (CH0).	
PB5/SCK1	I/O/I/O		Serial clock I/O (CH1).	
PB6/SI1	I/O/Input		Serial data input (CH1).	
PB7/SO1	I/O/Output		Serial data output (CH1).	
PC0/KR0 to PC7/KR7	I/O/Input	(Port C) 8-bit I/O port. I/O can be set in a unit of single bits. Can drive 12mA sync current. Incorporation of the pull-up resistor can be set through the software in a unit of 4 bits. (8 pins)	Serves as key return inputs when operating key scan with fluorescent display panel (FDP) segment signal. (8 pins)	
PD0/A55 to PD7/A48	Output/Output	(Port D) 8-bit output port. (8 pins)	FDP segment signal (anode connection) outputs.	
PE0/INT0/ EC0	Input/Input/Input	(Port E) 8-bit port. Lower 6 bits are for inputs; upper 2 bits are for outputs. (8 pins)	Inputs for external interruption request. (4 pins)	External event inputs for timer/counter. (2 pins)
PE1/INT1/ EC1	Input/Input/Input		Non-maskable interruption request input.	
PE2/INT2	Input/Input		Remote control reception circuit input.	
PE3/INT3/ NMI	Input/Input/Input		14-bit PWM output.	
PE4/RMC	Input/Input		Output for the 16-bit timer/counter rectangular waves, and 32kHz oscillation frequency division.	
PE5	Input			
PE6/PWM	Output/Output			
PE7/TO/ADJ	Output/Output/ Output			
PF0/A47 to PF7/A40	Output/Output	(Port F) 8-bit output port. (8pins)	FDP segment signal (anode connection) outputs.	






Pin code	I/O	Functions	
PG0/A39 to PG7/A32	Output/Output	(Port G) 8-bit output port. (8 pins)	FDP segment signal (anode connection) outputs. (8 pins)
PH0/A31 to PH7/A24	Output/Output	(Port H) 8-bit output port. (8 pins)	FDP segment signal (anode connection) outputs. (8 pins)
A16 to A23	Output	FDP segment signal (anode connection) outputs. (8 pins)	
G0/A0 to G15/A15	Output/Output	Outputs for FDP timing signals (grid connection)/segment signals (anode connection). (16 pins)	
V <sub>FDP</sub>		FDP voltage supply when incorporated pull-down (PD) resistor is set by mask option.	
EXTAL	Input	Crystal connectors for system clock oscillation. When the clock is supplied externally, input to EXTAL; opposite phase clock should be input to XTAL.	
XTAL	Output		
TEX	Input	Crystal connectors for 32kHz timer/counter clock oscillation. For usage as event input, input to TEX, and open TX.	
TX	Output		
RST	Input	Low-level active, system reset	
NC		NC. Under normal operation, connect to V <sub>DD</sub> .	
AVREF	Input	Reference voltage input for A/D converter.	
AVss		A/D converter GND.	
V <sub>DD</sub>		Vcc supply.	
V <sub>ss</sub>		GND.	

## I/O Circuit Format for Pins

Pin	Circuit format	When reset
PA0/AN0 to PA7/AN7  8 pins	<p>* Pull-up transistor approx. 100kΩ</p>	Hi-Z
PB0/CINT PB1/CS0 PB3/SI0 PB6/SI1  4 pins	<p>* Pull-up transistor approx. 100kΩ</p>	Hi-Z
PB2/SCK0 PB5/SCK1  2 pins	<p>* Pull-up transistor approx. 100kΩ</p>	Hi-Z

Pin	Circuit format	When reset
PB4/SO0 PB7/SO1  2 pins	 <p>Port B</p> <p>Pull-up resistor "0" when reset</p> <p>SO Serial data output enable "0" when reset</p> <p>Port B output selection</p> <p>Port B data</p> <p>Port B direction "0" when reset</p> <p>Data bus</p> <p>RD (Port B)</p> <p>IP</p> <p>* Pull-up transistor approx. 100kΩ</p>	Hi-Z
PC0/KR0 to PC7/KR7  8 pins	 <p>Port C</p> <p>Pull-up resistor "0" when reset</p> <p>Port C data</p> <p>Port C direction "0" when reset</p> <p>Data bus</p> <p>RD (Port C)</p> <p>Key input signal</p> <p>IP</p> <p>*1 Large current 12mA *2 Pull-up transistor approx. 100kΩ</p>	Hi-Z
PE0/EC0/INT0 PE1/EC1/INT1 PE2/INT2 PE3/INT3/NMI PE4/RMC  5 pins	 <p>Port E</p> <p>Schmitt input</p> <p>EC0/INT0 EC1/INT1 INT2 INT3/NMI RMC</p> <p>Data bus</p> <p>RD (Port E)</p>	Hi-Z
PE5  1 pin	 <p>Port E</p> <p>IP</p> <p>Data bus</p> <p>RD (Port E)</p>	Hi-Z

Pin	Circuit format	When reset
PE6/PWM 1 pin	 <p>Port E</p> <p>Port E output selection: "0" when reset</p> <p>Port E data: "1" when reset</p> <p>PWM</p> <p>Data bus</p> <p>RD (Port E)</p> <p>Output enable</p>	High level
PE7/TO/ADJ 1 pin	 <p>Port E</p> <p>Port E data: "1" when reset</p> <p>TO ADJ16K*1 ADJ2K*2</p> <p>MPX</p> <p>Internal reset signal</p> <p>Port E output selection (upper) Port E output selection (lower): "00" when reset</p> <p>TO output enable</p> <p>*1 ADJ signal is a frequency dividing output for 32kHz oscillation frequency adjustment. ADJ2 can be used for buzzer output. *2 Pull-up transistor approx. 150kΩ</p>	High level (with approx. 150kΩ resistor when reset)
PD0/A55 to PD7/A48 PF0/A47 to PF7/A40 PG0/A39 to PG7/A32 PH0/A31 to PH7/A24 32 pins	 <p>Port D</p> <p>Port F</p> <p>Port G</p> <p>Port H</p> <p>Segment output data</p> <p>Output selection control signal ("0" when reset)</p> <p>Port D, F, G and H data: "0" when reset</p> <p>Data bus</p> <p>RD (Ports D, F, G and H)</p> <p>Pull-down resistor</p> <p>OP Mask option</p> <p>VFDP</p> <p>* High voltage drive transistor</p>	Hi-Z or Low level (when PD resistor is connected)

Pin	Circuit format	When reset
A16 to A23 8 pins	 <p>* High voltage drive transistor</p>	Hi-Z or Low level (when PD resistor is connected)
G0/A0 to G15/A15 16 pins	 <p>* High voltage drive transistor</p>	Hi-Z or Low level (when PD resistor is connected)
EXTAL XTAL 2 pins	 <ul style="list-style-type: none"> <li>Diagram shows circuit composition during oscillation.</li> <li>Feedback resistor is removed and XTAL becomes High level during stop.</li> </ul>	Oscillation
TEX TX 2 pins	 <ul style="list-style-type: none"> <li>Diagram shows circuit composition during oscillation.</li> <li>When the operation of the oscillation circuit is stopped by the software, the feedback resistor is removed, and TEX and TX become Low level and High level respectively.</li> </ul>	Oscillation
$\overline{RST}$ 1 pin		Low level

**Absolute Maximum Ratings**

(Vss = 0V reference)

Item	Symbol	Rating	Unit	Remarks
Supply voltage	V <sub>DD</sub>	-0.3 to +7.0	V	
A/D converter GND voltage	A <sub>VSS</sub>	-0.3 to +0.3	V	
A/D converter reference voltage	A <sub>VREF</sub>	-0.3 to +7.0 <sup>*1</sup>	V	
FDP display supply voltage	V <sub>FDP</sub>	-40 <sup>*2</sup> to +7.0 <sup>*1</sup>	V	
Input voltage	V <sub>IN</sub>	-0.3 to +7.0 <sup>*1</sup>	V	
Output voltage	V <sub>OUT</sub>	-0.3 to +7.0 <sup>*1</sup>	V	
Display output voltage	V <sub>OD</sub>	-40 <sup>*2</sup> to +7.0 <sup>*1</sup>	V	
High level output current	I <sub>OH</sub>	-5	mA	All pins excluding outputs <sup>*3</sup> (value per pin)
	I <sub>ODH1</sub>	-15	mA	Display outputs A20 to A55 (value per pin)
	I <sub>ODH2</sub>	-50	mA	Display outputs G0/A0 to G15/A15, and A16 to A19 (value per pin)
High level total output current	$\Sigma I_{OH}$	-30	mA	Total for all pins excluding display outputs
	$\Sigma I_{ODH}$	-120	mA	Total for all display outputs
Low level output current	I <sub>OL</sub>	15	mA	Port (value per pin)
	I <sub>OLC</sub>	20	mA	Large current port (value per pin) <sup>*4</sup>
Low level total output current	$\Sigma I_{OL}$	100	mA	Total for all output pins
Operating temperature	T <sub>OPR</sub>	-20 to +75	°C	
Storage temperature	T <sub>STG</sub>	-55 to +150	°C	
Allowable power dissipation	P <sub>D</sub>	600	mW	

<sup>\*1</sup> V<sub>IN</sub>, V<sub>OUT</sub>, V<sub>OD</sub> and A<sub>VREF</sub> must not exceed V<sub>DD</sub> + 0.3V.<sup>\*2</sup> V<sub>FDP</sub> and V<sub>OD</sub> must not exceed V<sub>DD</sub> - 40V.<sup>\*3</sup> Specifies output current of general-purpose I/O ports.<sup>\*4</sup> The large current drive transistor is the N-CH transistor of Port C (PC).

**Note)** Usage exceeding absolute maximum ratings may permanently impair the LSI. Normal operation should be conducted under the recommended operating conditions. Exceeding these conditions may adversely affect the reliability of the LSI.

## Recommended Operating Conditions

(V<sub>SS</sub> = 0V reference)

Item	Symbol	Min.	Max.	Unit	Remarks
Supply voltage	V <sub>DD</sub>	4.5	5.5	V	Guaranteed operation range during high-speed mode (1/2 and 1/4 frequency dividing clock)
		3.5	5.5	V	Guaranteed operation range low-speed mode or SLEEP mode (1/16 frequency dividing clock)
		2.7	5.5	V	Guaranteed operation range with TEX clock
		2.5	5.5	V	Guaranteed data hold range during STOP
High level input voltage	V <sub>IH</sub>	0.7V <sub>DD</sub>	V <sub>DD</sub>	V	*1
	V <sub>IHS</sub>	0.8V <sub>DD</sub>	V <sub>DD</sub>	V	Hysteresis input*2
	V <sub>IHEX</sub>	V <sub>DD</sub> – 0.4	V <sub>DD</sub> + 0.3	V	EXTAL*3
Low level input voltage	V <sub>IL</sub>	0	0.3V <sub>DD</sub>	V	*1
	V <sub>ILS</sub>	0	0.2V <sub>DD</sub>	V	Hysteresis input*2
	V <sub>ILEX</sub>	-0.3	0.4	V	EXTAL*3
Operating temperature	Topr	-20	+75	°C	

\*1 Value for each pin of normal input port (PA, PB4, PB7, PC).

\*2 Value of the following pins:  $\overline{\text{RST}}$ , CINT,  $\overline{\text{CS0}}$ ,  $\overline{\text{SCK0}}$ ,  $\overline{\text{SCK1}}$ , SI0, SI1,  $\overline{\text{EC0}}/\text{INT0}$ ,  $\overline{\text{EC1}}/\text{INT1}$ , INT2, INT3/ $\overline{\text{NMI}}$ , RMC.

\*3 Specifies only during external clock input.

**Electrical Characteristics****DC Characteristics**(Ta = -20 to +75°C, V<sub>SS</sub> = 0V reference)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
High level output current	V <sub>OH</sub>	PA, PB, PC, PE6, PE7	V <sub>DD</sub> = 4.5V, I <sub>OH</sub> = -0.5mA	4.0			V
			V <sub>DD</sub> = 4.5V, I <sub>OH</sub> = -1.2mA	3.5			V
Low level output current	V <sub>OL</sub>	PC	V <sub>DD</sub> = 4.5V, I <sub>OL</sub> = 1.8mA			0.4	V
			V <sub>DD</sub> = 4.5V, I <sub>OL</sub> = 3.6mA			0.6	V
			V <sub>DD</sub> = 4.5V, I <sub>OL</sub> = 12.0mA			1.5	V
Input current	I <sub>IHE</sub>	EXTAL	V <sub>DD</sub> = 5.5V, V <sub>IH</sub> = 5.5V	0.5		40	μA
	I <sub>IIE</sub>		V <sub>DD</sub> = 5.5V, V <sub>IL</sub> = 0.4V	-0.5		-40	μA
	I <sub>IHT</sub>	TEX	V <sub>DD</sub> = 5.5V, V <sub>IL</sub> = 5.5V	0.1		10	μA
	I <sub>ILT</sub>		V <sub>DD</sub> = 5.5V, V <sub>IL</sub> = 0.4V	-0.1		-10	μA
	I <sub>IIR</sub>	RST*1	V <sub>DD</sub> = 5.5V, V <sub>IL</sub> = 0.4V	-1.5		-400	μA
	I <sub>IL</sub>					-50	μA
Display output current	I <sub>OH</sub>	A20 to A55 G0/A0 to G15/A15 A16 to A19	V <sub>DD</sub> = 4.5V V <sub>OH</sub> = V <sub>DD</sub> - 2.5V	-8			mA
				-30			mA
Open drain output leakage current (P-CH Tr off state)	I <sub>OL</sub>	G0/A0 to G15/A15 A16 to A55	V <sub>DD</sub> = 5.5V V <sub>OL</sub> = V <sub>DD</sub> - 35V V <sub>FDP</sub> = V <sub>DD</sub> - 35V			-20	μA
Pull-down resistor*3	R <sub>L</sub>	G0/A0 to G15/A15 A16 to A55	V <sub>DD</sub> = 5V V <sub>OD</sub> - V <sub>FDP</sub> = 30V	60	100	270	kΩ
I/O leakage current	I <sub>Iz</sub>	PA to PC*2 PE0 to PE5 RST*1	V <sub>DD</sub> = 5.5V V <sub>I</sub> = 0, 5.5V			±10	μA

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
Power supply current* <sup>4</sup>	IDD1	V <sub>DD</sub>	High speed mode operation (1/2 frequency dividing clock)		23 (19)	50 (40)	mA
	IDD2		V <sub>DD</sub> = 5.5V, 10MHz crystal oscillation (C <sub>1</sub> = C <sub>2</sub> = 15pF)				
	IDDS1		V <sub>DD</sub> = 3V, 32kHz crystal oscillation (C <sub>1</sub> = C <sub>2</sub> = 47pF)		44 (37)	100	µA
	IDDS2		SLEEP mode V <sub>DD</sub> = 5.5V, 10MHz crystal oscillation (C <sub>1</sub> = C <sub>2</sub> = 15pF)		2.3 (2.1)	8	mA
	IDDS3		V <sub>DD</sub> = 3V, 32kHz crystal oscillation (C <sub>1</sub> = C <sub>2</sub> = 47pF)		10	30	µA
Input capacity	C <sub>IN</sub>	PA to PC, PE0 to 5, XTAL, EXTAL, TEX,RST	Clock 1MHz 0V for all pins excluding measured pins		10	20	pF

\*1 RST specifies the input current when pull-up resistor has been selected; leakage current when no resistor has been selected.

\*2 PA to PC pins specify the input current when pull-up resistor has been selected; leakage current when no resistor has been selected.

\*3 When incorporated pull-down resistor has been selected through mask option.

\*4 When all pins are open.




**Note)** The values in parenthesis are for the CXP82832 and CXP82840.

**AC Characteristics****(1) Clock timing**(Ta = -20 to +75°C, V<sub>DD</sub> = 4.5 to 5.5V, V<sub>SS</sub> = 0V reference)

Item	Symbol	Pin	Conditions	Min.	Typ.	Max.	Unit
System clock frequency	f <sub>C</sub>	XTAL EXTAL	Fig. 1, Fig. 2	1		10	MHz
System clock input pulse width	t <sub>XL</sub> t <sub>XH</sub>	EXTAL	Fig. 1, Fig. 2 External clock drive	37.5			ns
System clock input rise time, fall time	t <sub>CR</sub> t <sub>CF</sub>	EXTAL	Fig. 1, Fig. 2 External clock drive	t <sub>sys</sub> + 50 <sup>*1</sup>		200	ns
Event count input clock pulse width	t <sub>EH</sub> t <sub>EL</sub>	$\overline{EC0}$ , $\overline{EC1}$	Fig. 3				ns
Event count input clock rise time, fall time	t <sub>ER</sub> t <sub>EF</sub>	$\overline{EC0}$ , $\overline{EC1}$	Fig. 3			20	ms
System clock frequency	f <sub>C</sub>	TEX TX	V <sub>DD</sub> = 2.7 to 5.5V Fig. 2 (32kHz clock applied condition)		32.768		kHz
Event count input pulse width	t <sub>TL</sub> t <sub>TH</sub>	TEX	Fig. 3	10			μs
Event count input rise time, fall time	t <sub>TR</sub> t <sub>TF</sub>	TEX	Fig. 3			20	ms

\*1 t<sub>sys</sub> indicates the three values below according to the upper two bits (CPU clock selection) of the control clock register (CLC: 00FEH).

t<sub>sys</sub> (ns) = 2000/f<sub>C</sub> (upper two bits = "00"), 4000/f<sub>C</sub> (upper two bits = "01"), 16000/f<sub>C</sub> (upper two bits = "11")

**Fig. 1. Clock timing****Fig. 2. Clock applied conditions****Fig. 3. Event count clock timing**

## (2) Serial transfer (CH0)


(Ta = -20 to +75°C, V<sub>DD</sub> = 4.5 to 5.5V, V<sub>SS</sub> = 0V reference)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
$\overline{\text{CS0}} \downarrow \rightarrow \overline{\text{SCK0}}$ delay time	t <sub>DCKS</sub>	$\overline{\text{SCK0}}$	Chip select transfer mode ( $\overline{\text{SCK0}}$ = output mode)		t <sub>sys</sub> + 200	ns
$\overline{\text{CS0}} \uparrow \rightarrow \overline{\text{SCK0}}$ float delay time	t <sub>DCKSF</sub>	$\overline{\text{SCK0}}$	Chip select transfer mode ( $\overline{\text{SCK0}}$ = output mode)		t <sub>sys</sub> + 200	ns
$\overline{\text{CS0}} \downarrow \rightarrow \text{SO0}$ delay time	t <sub>DCSO</sub>	SO0	Chip select transfer mode		t <sub>sys</sub> + 200	ns
$\overline{\text{CS0}} \uparrow \rightarrow \text{SO0}$ float delay time	t <sub>DCSOF</sub>	SO0	Chip select transfer mode		t <sub>sys</sub> + 200	ns
$\overline{\text{CS0}}$ High level width	t <sub>WHCS</sub>	$\overline{\text{CS0}}$	Chip select transfer mode	t <sub>sys</sub> + 200		ns
$\overline{\text{SCK0}}$ cycle time	t <sub>KCY</sub>	$\overline{\text{SCK0}}$	Input mode	2t <sub>sys</sub> + 200		ns
			Output mode	16000/fc		ns
$\overline{\text{SCK0}}$ High, Low level width	t <sub>KH</sub> t <sub>KL</sub>	$\overline{\text{SCK0}}$	Input mode	t <sub>sys</sub> + 100		ns
			Output mode	8000/fc - 50		ns
SI0 input set-up time (for $\overline{\text{SCK0}} \uparrow$ )	t <sub>SIK</sub>	SI0	$\overline{\text{SCK0}}$ input mode	100		ns
			$\overline{\text{SCK0}}$ output mode	200		ns
SI0 input hold time (for $\overline{\text{SCK0}} \uparrow$ )	t <sub>KSI</sub>	SI0	$\overline{\text{SCK0}}$ input mode	t <sub>sys</sub> + 200		ns
			$\overline{\text{SCK0}}$ output mode	100		ns
$\overline{\text{SCK0}} \downarrow \rightarrow \text{SO0}$ delay time	t <sub>KSO</sub>	SO0	$\overline{\text{SCK0}}$ input mode		t <sub>sys</sub> + 200	ns
			$\overline{\text{SCK0}}$ output mode		100	ns

**Note 1)** t<sub>sys</sub> indicates the three values below according to the upper two bits (CPU clock selection) of the control clock register (CLC: 00FEH).

t<sub>sys</sub> (ns) = 2000/fc (upper two bits = "00"), 4000/fc (upper two bits = "01"), 16000/fc (upper two bits = "11")


**Note 2)** The load condition for the  $\overline{\text{SCK0}}$  output mode, SO0 output delay time is 50pF + 1TTL.

**Fig. 4. Serial transfer CH0 timing**

**Serial transfer (CH1)**(Ta = -20 to +75°C, V<sub>DD</sub> = 4.5 to 5.5V, V<sub>SS</sub> = 0V reference)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
SCK1 cycle time	t <sub>KCY</sub>	SCK1	Input mode	1000		ns
			Output mode	16000/fc		ns
SCK1 High, Low level width	t <sub>KL</sub> t <sub>KH</sub>	SCK1	Input mode	400		ns
			Output mode	8000/fc – 50		ns
SI1 input set-up time (for SCK1 ↑)	t <sub>SIK</sub>	SI1	SCK1 input mode	100		ns
			SCK1 output mode	200		ns
SI1 input hold time (for SCK1 ↑)	t <sub>SKI</sub>	SI1	SCK1 input mode	200		ns
			SCK1 output mode	100		ns
SCK1 ↓ → SO1 delay time	t <sub>KSO</sub>	SO1	SCK1 input mode		200	ns
			SCK1 output mode		100	ns

**Note)** The load condition for the SCK1 output mode, SO1 output delay time is 50pF + 1TTL.


**Fig. 5. Serial transfer CH1 timing**

## (3) A/D converter characteristics

(Ta = -20 to +75°C, V<sub>DD</sub> = 4.5 to 5.5V, AV<sub>REF</sub> = 4.0 to V<sub>DD</sub>, V<sub>SS</sub> = AV<sub>SS</sub> = 0V reference)

Item	Symbol	Pin	Condition	Min.	Typ.	Max.	Unit
Resolution						8	Bits
Linearity error						±3	LSB
Zero transition voltage	V <sub>ZT</sub> *1		Ta = 25°C V <sub>DD</sub> = AV <sub>REF</sub> = 5.0V V <sub>SS</sub> = AV <sub>SS</sub> = 0V	-10	10	70	mV
Full-scale transition voltage	V <sub>FT</sub> *2			4910	4970	5030	mV
Conversion time	t <sub>CONV</sub>			160/f <sub>ADC</sub> *3			μs
Sampling time	t <sub>SAMP</sub>			12/f <sub>ADC</sub> *3			μs
Reference input voltage	V <sub>REF</sub>	AV <sub>REF</sub>		V <sub>DD</sub> - 0.5		V <sub>DD</sub>	V
Analog input voltage	V <sub>IAN</sub>	AN0 to AN7		0		AV <sub>REF</sub>	V
AV <sub>REF</sub> current	I <sub>REF</sub>	AV <sub>REF</sub>	Operation mode		0.6	1.0	mA
	I <sub>REFS</sub>		SLEEP mode STOP mode 32kHz operation mode			10	μA

Fig. 6. Definition of A/D converter terms



\*1 V<sub>ZT</sub>: Value at which the digital conversion value changes from 00<sub>H</sub> to 01<sub>H</sub> and vice versa.



\*2 V<sub>FT</sub>: Value at which the digital conversion value changes from FE<sub>H</sub> to FF<sub>H</sub> and vice versa.

\*3 f<sub>ADC</sub> indicates the below values due to the contents of bit 6 (CKS) of A/Dcontrol register (ADC: 00F9<sub>H</sub>) and bits 7 (PCK1) and 6 (PCK0) of clock control register (CLC: 00FE<sub>H</sub>).

CKS PCK1, PCK0	0 (φ/2 selection)	1 (φ selection)
00 (φ = f <sub>EX</sub> /2)	f <sub>ADC</sub> = fc/2	f <sub>ADC</sub> = fc
01 (φ = f <sub>EX</sub> /4)	f <sub>ADC</sub> = fc/4	f <sub>ADC</sub> = fc/2
11 (φ = f <sub>EX</sub> /16)	f <sub>ADC</sub> = fc/16	f <sub>ADC</sub> = fc/8


(4) Interruption, reset input (Ta = -20 to +75°C, V<sub>DD</sub> = 4.5 to 5.5V, V<sub>SS</sub> = 0V reference)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
External interruption High, Low level width	t <sub>IH</sub> t <sub>IL</sub>	INT0 INT1 INT2 NMI/INT3		1		μs
Reset input Low level width	t <sub>RSL</sub>	RST		32/fc		μs

**Fig. 7. Interruption input timing****Fig. 8. RST input timing**

## Appendix

Fig. 9. Recommended oscillation circuit





Manufacturer	Model	fc (MHz)	C <sub>1</sub> (pF)	C <sub>2</sub> (pF)	Rd (Ω)	Circuit example
MURATA MFG CO., LTD.	CSA4.19MG	4.19	30	30	0	(i)
	CSA8.00MTZ	8.00				
	CSA10.0MTZ	10.00				
	CST4.19MGW*	4.19				
	CST8.00MTW*	8.00				(ii)
	CST10.0MTW*	10.00				
RIVER ELETEC CO., LTD	HC-49/U03	4.19	12	12	0	(i)
		8.00				
		10.00				
KINSEKI LTD.	HC-49/U (-S)	4.19	27	27	0	(i)
		8.00				
		10.00	20	20		
	P3	32.768kHz	50	22	1M	(iii)

Models marked with an asterisk (\*) have the built-in ground capacitance (C<sub>1</sub>, C<sub>2</sub>).


## Mask option table

Item	Content	
Reset pin pull-up resistor	Non-existent	Existential
High voltage drive output port pull-down resistor	Non-existent	Existential

**Characteristics Curve****CXP82832/82840****CXP82852/82860**

**Package Outline**

Unit: mm

**PACKAGE STRUCTURE**

SONY CODE	QFP-100P-L01
EIAJ CODE	*QFP100-P-1420-A
JEDEC CODE	_____

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	COPPER / 42 ALLOY
PACKAGE WEIGHT	1.4g