# microelectronics group



# **L7554 Low-Power SLIC**

### **Features**

- Low active power (typical 165 mW during on-hook transmission)
- Sleep state for low idle power (76 mW)
- Quiet Tip/Ring polarity reversal
- Supports meter pulse injection
- Spare op amp for meter pulse filtering
- $= -24$  V to  $-72$  V power supply operation
- Distortion-free on-hook transmission
- Convenient operating states:
	- Forward powerup
	- Polarity reversal powerup
	- Forward low-power scan
	- Polarity reversal low-power scan
	- Ground start
	- Disconnect (high impedance)
- Adjustable supervision functions:
	- Off-hook detector with longitudinal rejection
	- Ground key detector
	- Ring trip detector
- Independent, adjustable, dc and ac parameters:
	- dc feed resistance
	- Loop current limit
	- Termination impedance
- Thermal protection

## **Description**

This electronic subscriber loop interface circuit (SLIC) is optimized for low-power consumption while providing an extensive set of features.

Quiet polarity reversal is possible because the ac path is uninterrupted during transition.

The L7554 includes the ground start state and a summing node for meter pulse injection to 2.2 Vrms. A spare, uncommitted op amp is included for meter pulse filtering.

The device is being offered in two versions, based upon maximum battery. The L7554AP is guaranteed to –60 V, and the L7554BP is guaranteed to –72 V.

The device is available in a 44-pin PLCC package. It is built by using a 90 V complementary bipolar (CBIC) process.

## **Table of Contents**

### **Content**



## Page

### **Description** (continued)



12-2569 (C)

**Figure 1. Functional Diagram**

## **Pin Information**



12-2571 (C)

**Figure 2. Pin Diagram (PLCC Chip)**

#### **Table 1. Pin Descriptions**



# **Pin Information** (continued)





## **Functional Description**

#### **Table 2. Input State Coding**



#### **Table 3. Supervision Coding**



### **Absolute Maximum Ratings** (TA = 25 °C)

Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only. Functional operation of the device is not implied at these or any other conditions in excess of those given in the operational sections of the data sheet. Exposure to absolute maximum ratings for extended periods can adversely affect device reliability.



Note: The IC can be damaged unless all ground connections are applied before, and removed after, all other connections. Furthermore, when powering the device, the user must guarantee that no external potential creates a voltage on any pin of the device that exceeds the device ratings. Some of the known examples of conditions that cause such potentials during powerup are the following: 1) an inductor connected to Tip and Ring can force an overvoltage on VBAT through the protection devices if the VBAT connection chatters, and 2) inductance in the VBAT lead could resonate with the VBAT filter capacitor to cause a destructive overvoltage.

## **Recommended Operating Conditions**



## **Electrical Characteristics**

Minimum and maximum values are testing requirements. Typical values are characteristic of the device and are the result of engineering evaluations. Typical values are for information purposes only and are not part of the testing requirements. Minimum and maximum values apply across the entire temperature range (-40 °C to +85 °C) and the entire battery range unless otherwise specified. Typical is defined as  $25 \degree C$ , Vcc = 5.0 V, VBAT = -48 V, and ILIM = 40 mA. Positive currents flow into the device. Test circuit is Figure 4 unless noted.

#### **Table 4. Power Supply**



1. This parameter is not tested in production. It is guaranteed by design and device characterization.

#### **Table 5. 2-Wire Port**



1. The longitudinal current is independent of dc loop current.

2. Current-limit ILIM is programmed by a resistor, RPROG, from pin IPROG to DCOUT. ILIM is specified at the loop resistance where current limiting begins (see Figure 25). Select RPROG (kΩ) = 1.67 x ILIM (mA).

3. IEEE is a registered trademark of The Institute of Electrical and Electronics Engineers, Inc.

4. Longitudinal balance of circuit card will depend on loop series resistance matching (see Figures 23 and 24).

5. This parameter is not tested in production. It is guaranteed by design and device characterization.

#### **Table 6. Analog Pin Characteristics**



1. Loop closure threshold is programmed by resistor RLCTH from pin LCTH to pin DCOUT.

2. Ring ground threshold is programmed by resistor RICM2 from pin ICM to VCC.

#### **Table 7. Uncommitted Op Amp Characteristics**



#### **Table 8. ac Feed Characteristics**



1. Set by external components. Any complex impedance R1 + R2 || C between 150 Ω and 1300 Ω can be synthesized.

2. This parameter is not tested in production. It is guaranteed by design and device characterization.

3. Return loss and transhybrid loss are functions of device gain accuracies and the external hybrid circuit. Guaranteed performance assumes 1% tolerance of external components.

#### **Table 9. Logic Inputs and Outputs**

All outputs except RGDET are open-collector with internal pull-up resistor. RGDET is open-collector without internal pull-up.



## **Ring Trip Requirements**

- Ringing signal:
	- Voltage, minimum 35 Vrms, maximum 100 Vrms.
	- Frequency, 17 Hz to 23 Hz.
	- Crest factor, 1.4 to 2.
- Ringing trip:  $-$  ≤100 ms (typical), ≤250 ms (VBAT = -33 V, loop length = 530 Ω).
- Pretrip:
	- The circuits in Figure 3 will not cause ringing trip.



**Figure 3. Ring Trip Circuits**

# **Test Configurations**



12-2570 (C)









### **Test Configurations** (continued)







12-2585 (C)





VS = 0.5 Vrms 30% AM 1 kHz MODULATION,  $f = 500$  kHz––1 MHz DEVICE IN POWERUP MODE, 600 Ω TERMINATION

12-2586 (C)





12-2587 (C)

**Figure 10. ac Gains**

## **Applications**



12-2573 (C)

**Figure 11. Basic Loop Start Application Circuit Using T7513 Type Codec**



**Figure 12. Ground Start Application Circuit**

12-2821 (C)

### **Table 10. Parts List for Loop Start and Ground Start Applications**



### **Design Considerations**

Table 11 shows the design parameters of the application circuit shown in Figure 11. Components that are adjusted to program these values are also shown.

#### **Table 11. 600** Ω **Design Parameters**



### **Characteristic Curves**



**Figure 13. 7551 Receive Gain and Hybrid Balance vs. Frequency**



**Figure 14. 7551 Transmit Gain and Return Loss vs. Frequency**



**Figure 15. 7551 Typical Vcc Power Supply Rejection** 



**Figure 16. 7551 Typical VBAT Power Supply Rejection**

### **Characteristic Curves** (continued)



Note:  $VBAT = -48$  V.



**Selection**



Note: VBAT =  $-48$  V; ILIM = 22 mA; RDC1 = 113 Ω.

12-3050 (C)



Note: Tip lead is open; VBAT = –48 V.

12-3016 (C)

12-3015 (C)

#### **Figure 18. Ring Ground Detection Programming**

#### **Figure 19. Loop Current vs. Loop Voltage**



Note: VBAT = –48 V; ILIM = 22 mA; RDC1 = 113 Ω.

12-3051 (C)



### **Characteristic Curves** (continued)





12-3052 (C)

8



49 dB, RP MATCHED TO 1.5  $\Omega$ 





**Figure 22. Power Derating**





**Figure 24. Longitudinal Balance vs. Protection Resistor Mismatch**

### **dc Applications**

#### **Battery Feed**

The dc feed characteristic can be described by:

$$
V_{T/R} = \frac{(|V_{BAT}| - V_{OH}) \times R_L}{R_L + 2R_P + Rdc}
$$

$$
I_L = \frac{|V_{BAT}| - V_{OH}}{R_L + 2R_P + Rdc}
$$

where:

 $I_L = dc$  loop current.

 $V T/R = dc$  loop voltage.

 $|V_{BAT}|$  = battery voltage magnitude. VOH = overhead voltage. This is the difference between the battery voltage and the open loop Tip/Ring

voltage.  $R<sub>L</sub>$  = loop resistance, not including protection resistors.  $RP =$  protection resistor value.

Rdc = SLIC internal dc feed resistance.

The design begins by drawing the desired dc template. An example is shown in Figure 25.



Note: 
$$
VBAT = -48 \, \text{V}
$$
;  $ILIM = 22 \, \text{mA}$ ;  $RDC1 = 113 \, \Omega$ .

12-3050 (C)

**Figure 25. Loop Current vs. Loop Voltage**

Starting from the on-hook condition and going through to a short circuit, the curve passes through two regions:

Region 1; On-hook and low loop currents. The slope corresponds to the dc resistance of the SLIC, RDC1 (default is 113 Ω typical). The open-circuit voltage is the battery voltage less the overhead voltage of the device, V<sub>OH</sub> (default is 6.5 V typical). These values are suitable for most applications, but can be adjusted if needed. For more information, see the sections entitled Adjusting dc Feed Resistance and Adjusting Overhead Voltage.

Region 2; Current limit. The dc current is limited to a value determined by external resistor RPROG. This region of the dc template has a high resistance (10 kΩ).

Calculate the external resistor as follows:

RPROG  $(k\Omega) = 1.67$  ILIM  $(mA)$ 

#### **Overhead Voltage**

In order to drive an on-hook ac signal, the SLIC must set up the Tip and Ring voltage to a value less than the battery voltage. The amount that the open loop voltage is decreased relative to the battery is referred to as the overhead voltage. Expressed as an equation,

$$
V_{OH} = |V_{BAT}| - (V_{PT} - V_{PR})
$$

Without this buffer voltage, amplifier saturation will occur and the signal will be clipped. The 7551 is automatically set at the factory to allow undistorted on-hook transmission of a 3.17 dBm signal into a 900  $\Omega$  loop impedance. For applications where higher signal levels are needed, e.g., periodic pulse metering, the 2-wire port of the SLIC can be programmed with pin DCR.

The drive amplifiers are capable of 4 Vrms minimum (VAMP). Referring to Figure 26, the internal resistance has a worst-case value of 46  $Ω$ . So, the maximum signal the device can guarantee is:

$$
V_{T/R} = 4 V \left( \frac{|Z_{T/R}|}{|Z_{T/R}| + 2(RP + 46)} \right)
$$

Thus,  $\text{Re} \leq 35 \Omega$  allows 2.2 Vrms metering signals. The next step is to determine the amount of overhead voltage needed. The peak voltage at output of Tip and Ring amplifiers is related to the peak signal voltage by:

$$
\Lambda_{\text{Vamp}} = \Lambda_{\text{T/R}} \left( 1 + \frac{2(\text{Rp} + 40 \Omega)}{|Z_{\text{T/R}}|} \right)
$$

### **dc Applications** (continued)



12-2563 (C)

#### **Figure 26. SLIC 2-Wire Output Stage**

In addition to the required peak signal level, the SLIC needs about 2 V from each power supply to bias the amplifier circuitry. It can be thought of as an internal saturation voltage. Combining the saturation voltage and the peak signal level, the required overhead can be expressed as:

$$
V_{\text{OH}} = V_{\text{SAT}} + \left(1 + \frac{2(R_{\text{P}} + 40 \Omega)}{|Z_{\text{T/R}}|}\right) V_{\text{T/R}}
$$
  
=  $V_{\text{SAT}} + \left(1 + \frac{2(R_{\text{P}} + 40 \Omega)}{|Z_{\text{T/R}}|}\right) \sqrt{\frac{2|Z_{\text{T/R}}|}{1000}} \times 10^{d_{\text{Bm}}/20}$ 

where VSAT is the combined internal saturation voltage between the Tip/Ring amplifiers and VsAT (4.0 V typ.). RP ( $Ω$ ) is the protection resistor value, and 40  $Ω$  is the output series resistance of each internal amplifier. Zτ/R  $(Ω)$  is the ac loop impedance.

#### **Example 1, On-hook Transmission of a Meter Pulse:**

Signal level: 2.2 Vrms into 200 Ω 35  $\Omega$  protection resistors  $L$ <sub>LOOP</sub> = 0 (on-hook transmission of the metering signal)

$$
V_{\text{OH}} = 4.0 + \left(1 + \frac{2(35 + 40)}{200}\right) \sqrt{2}(2.2)
$$

 $= 9.4 V$ 

Accounting for VsAT tolerance of 0.5 V, a nominal overhead of 9.9 V would ensure transmission of an undistorted 2.2 V metering signal.

#### **Adjusting Overhead Voltage**

To adjust the open loop 2-wire voltage, pin DCR is programmed at the midpoint of a resistive divider from ground to either  $-5$  V or VBAT. In the case of  $-5$  V, the overhead voltage will be independent of the battery voltage. Figure 27 shows the equivalent input circuit to adjust the overhead.



12-2562 (C)

#### **Figure 27. Equivalent Circuit for Adjusting the Overhead Voltage**

The overhead voltage is programmed by using the following equation:

$$
\begin{aligned} \text{VOH} &= 6.5 - 4 \text{ VDCR} \\ &= 6.5 - 4 \left( -5 \times \left( \frac{R_1 \parallel 25 \text{ k}\Omega}{R_2 + R_1 \parallel 25 \text{ k}\Omega} \right) \right) \end{aligned}
$$

$$
= 6.5 + 20 \left( \frac{R_1 \parallel 25 \text{ k}\Omega}{R_2 + R_1 \parallel 25 \text{ k}\Omega} \right)
$$

### **dc Applications** (continued)

#### **Adjusting dc Feed Resistance**

The dc feed resistance may be adjusted with the help of Figure 28.



12-2560 (C)

**Figure 28. Equivalent Circuit for Adjusting the dc Feed Resistance**

$$
Rdc = 113 \Omega + 500 \Omega \frac{\Delta V_{DCR}}{\Delta V_{DCOUT}}
$$

$$
~=~113~\Omega+500~\Omega\left(\frac{R1~\parallel 25~k\Omega}{R3+R1~\parallel 25~k\Omega}\right)
$$

#### **Adjusting Overhead Voltage and dc Feed Resistance Simultaneously**

The following paragraphs describe the independent setting of the overhead voltage and the dc feed resistance. If both need to be set to customized values, combine the two circuits as shown in Figure 29.



**Figure 29. Adjusting Both Overhead Voltage and dc Feed Resistance** 

This is an equivalent circuit for adjusting both the dc feed resistance and overhead voltage together.

The adjustments can be made by the simple superposition of the overhead and dc feed equations:

$$
V_{\text{OH}} = 6.5 + 20 \left( \frac{R_1 \| 25 \text{ k}\Omega \| R_3}{R_2 + R_1 \| 25 \text{ k}\Omega \| R_3} \right)
$$
  
 
$$
R_{\text{H}} = 113 \Omega + 500 \Omega \left( \frac{R_1 \| 25 \text{ k}\Omega}{R_3 + R_1 \| 25 \text{ k}\Omega} \right)
$$

When selecting external components, select R1 on the order of 5 k $\Omega$  to minimize the programming inaccuracy caused by the internal 25 k $\Omega$  resistor. Lower values can be used; the only disadvantage is the power consumption of the external resistors.

#### **Loop Range**

The equation below can be rearranged to provide the loop range for a required loop current:

$$
R_L = \frac{|V_{BAT}| - V_{OH}}{I_L} - 2R_P - Rdc
$$

#### **Off-Hook Detection**

The loop closure comparator has built-in longitudinal rejection, eliminating the need for an external 60 Hz filter. This applies in both powerup and low-power scan states. The loop-closure detection threshold is set by resistor RLCTH. Referring to Figure 30, NLC is high in an on-hook condition ( $ITR = 0$ ,  $VDCOUT = 0$ ), and VLCTH = 0.05 mA xRLCTH. The off-hook comparator goes low when VLCTH crosses zero and then goes negative:

VLCTH = 0.05 mA x RLCTH + VDCOUT = 0.05 x RLCTH – 0.125 V/mA x ITR RLCTH(kΩ) = 2.5 x ITR(mA)



12-2553.a (C)

**Figure 30. Off-Hook Detection Circuit**

#### **dc Applications** (continued)

#### **Ring Trip Detection**

The ring trip circuit is a comparator that has a special input section optimized for this application. The equivalent circuit is shown in Figure 31, along with its use in an application using unbalanced, battery-backed ringing.



#### **Figure 31. Ring Trip Equivalent Circuit and Equivalent Application**

The comparator input voltage compliance is Vcc to VBAT, and the maximum current is 240 µA in either direction. Its application is straightforward. A resistance (RTSN + RTS2) in series with the RTSN input establishes a current that is repeated in the RTSP input. A slightly lower resistance (RTSP) is placed in series with the RTSP input. When ringing is being injected, no dc current flows through RTS1, so the RTSP input is at a lower potential than RTSN. When enough dc loop current flows, the RTSP input voltage increases to trip the comparator. In Figure 31, a low-pass filter with a double pole at 2 Hz was implemented to prevent false ring trip.

The following example illustrates how the detection circuit of Figure 31 will trip at 12.5 mA dc loop current using a –48 V battery.

$$
In = \frac{-7 - (-48)}{2.289 \text{ k}\Omega}
$$

$$
= 17.9 \text{ }\mu\text{A}
$$

The current In is repeated as IP in the positive comparator input. The voltage at comparator input RTSP is:

$$
V_{\text{RTSP}} = V_{\text{BAT}} + I_{\text{LOOP}(dc)} \times R_{\text{TS1}} + I_{\text{P}} \times R_{\text{TSP}}
$$

Using this equation and the values in the example, the voltage at input RTSP is -12 V during ringing injection  $(ILOOP(dc) = 0$ ). Input R<sub>TSP</sub> is, therefore, at a level of 5 V below RTSN. When enough dc loop current flows through  $R_{TS1}$  to raise its dc drop to 5 V, the comparator will trip. In this example,

$$
I\text{LOOP}(dc) = \frac{5 \text{ V}}{402 \text{ }\Omega}
$$

### $= 12.5$  mA

#### **Ring Ground Detection**

Pin ICM sinks a current proportional to the longitudinal loop current. It is also connected to an internal comparator whose output is pin RGDET. In a ground start application where Tip is open, the ring ground current is half differential and half common mode. In this case, to set the ring ground current threshold, connect a resistor Ricm from pin ICM to Vcc. Select the resistor according to the following relation:

$$
Ricm(k\Omega) = \frac{Vcc \times 120}{lrc(mA)}
$$

The above equation is shown graphically in Figure 18. It applies for the case of Tip open. The more general equation can be used in ground key application to detect a common-mode current ICM:

$$
Ricm(k\Omega) = \frac{Vcc \times 60}{lcm(mA)}
$$

### **ac Design**

There are four key ac design parameters. **Termination impedance** is the impedance looking into the 2-wire port of the line card. It is set to match the impedance of the telephone loop in order to minimize echo return to the telephone set. **Transmit gain** is measured from the 2-wire port to the PCM highway, while **receive gain** is done from the PCM highway to the transmit port. Finally, the **hybrid balance** network cancels the unwanted amount of the receive signal that appears at the transmit port.

At this point in the design, the codec needs to be selected. The discrete network between the SLIC and the codec can then be designed. The following is a brief codec feature and selection summary.

#### **First-Generation Codecs**

These perform the basic filtering, A/D (transmit), D/A (receive), and µ-law/A-law companding. They all have an op amp in front of the A/D converter for transmit gain setting and hybrid balance (cancellation at the summing node). Depending on the type, some have differential analog input stages, differential analog output stages, and µ-law/A-law selectability. This generation of codecs have the lowest cost. They are most suitable for applications with fixed gains, termination impedance, and hybrid balance.

#### **Second-Generation Codecs**

This class of devices includes a microprocessor interface for software control of the gains and hybrid balance. The hybrid balance is included in the device. ac programmability adds application flexibility and saves several passive components and also adds several I/O latches that are needed in the application. However, there is no transmit op amp, since the transmit gain and hybrid balance are set internally.

#### **Third-Generation Codecs**

This class of devices includes the gains, termination impedance, and hybrid balance—all under microprocessor control. Depending on the device, it may or may not include latches.

#### **Selection Criteria**

In the codec selection, increasing software control and flexibility are traded for device cost. To help decide, it may be useful to consider the following. Will the application require only one value for each gain and impedance? Will the board be used in different countries with different requirements? Will several versions of the board be built? If so, will one version of the board be most of the production volume? Does the application need only real termination impedance? Does the hybrid balance need to be adjusted in the field?

In the following examples, use of a first-generation codec is shown. The equations for second- and third-generation codecs are simply subsets of these. There are two examples: The first shows the simplest circuit, which uses a minimum number of discrete components to synthesize a real termination impedance. The second example shows the use of the uncommitted op amp to synthesize a complex termination. The design has been automated in a DOS-based program, available on request.

### **ac Design** (continued)

ac equivalent circuits using a T7513 Codec are shown in Figures 32 and 33.



**Figure 32. ac Equivalent Circuit Not Including Spare Op Amp**



12-3013 (C)

**Figure 33. ac Equivalent Circuit Including Spare Op Amp**

#### **ac Design** (continued)

#### **Example 1, Real Termination**

The following design equations refer to the circuit in Figure 32. Use these to synthesize real termination impedance.

#### **Termination Impedance:**

$$
Z_{t} = \frac{V_{T/R}}{-i_{tr}}
$$
  

$$
Z_{t} = 2R_{P} + 80 \Omega + \frac{3200}{1 + \frac{R_{T1}}{R_{GP}} + \frac{R_{T1}}{R_{RCV}}}
$$

**Receive Gain:** 

$$
g_{rev} = \frac{V_{T/R}}{V_{tr}}
$$

$$
g_{rev} = \frac{8}{\left(1 + \frac{RRCV}{RT1} + \frac{RRCV}{RGP}\right)\left(1 + \frac{Zt}{ZT/R}\right)}
$$

#### **Transmit Gain:**

$$
g_{tx} = \frac{v_{gsx}}{v_{T/R}}
$$

$$
g_{tx}\,=\,\frac{Rx}{R\tau_2}\times\frac{400}{Z\tau_{}/R}
$$

#### **Hybrid Balance:**

$$
hbal = 20 log \left( \frac{V_{gsx}}{Vfr} \right)
$$

To optimize the hybrid balance, the sum of the currents at the VFX input of the codec op amp should be set to 0. The following expressions assume that the test network is the same as the termination impedance.

$$
h_{\text{bal}}\,=\,20\text{log}\bigg(\frac{Rx}{R_{\text{HB}}}-gtx\,\text{grcv}\bigg)
$$

#### **Example 2, Complex Termination:**

For complex termination, the spare op amp is used (see Figure 33).

$$
Zt = 2RP + 80 \Omega + \frac{3200}{1 + \frac{R \tau_3}{R \text{GN}} + \frac{R \tau_3}{R \text{RCV}}} (\frac{Z \tau_5}{R \tau_4})
$$

$$
= 2\mathsf{RP} + 80\,\Omega + \mathsf{k}(\mathsf{Z}\mathsf{T}5)
$$

$$
grcv = \frac{8}{\left(1 + \frac{RRCV}{RT3} + \frac{RRCV}{RGN}\right)\left(1 + \frac{Zt}{ZTR}\right)}
$$

$$
gtx~=~\frac{-Rx}{R\tau_6}\times\frac{400}{Z\tau_{/R}}\times\frac{Z\tau_5}{R\tau_4}
$$

The hybrid balance equation is the same as in Example 1.

## **PCB Layout Information**

Make the leads to BGND and VBAT as wide as possible for thermal and electrical reasons. Also, maximize the amount of PCB copper in the area of—and specifically on—the leads connected to this device for the lowest operating temperature.

When powering the device, ensure that no external potential creates a voltage on any pin of the device that exceeds the device ratings. In this application, some of the conditions that cause such potentials during powerup are the following: 1) an inductor connected to PT and PR (this can force an overvoltage on VBAT through the protection devices if the VBAT connection chatters) and 2) inductance in the VBAT lead (this could resonate with the VBAT filter capacitor to cause a destructive overvoltage).

This device is normally used on a circuit card that is subjected to hot plug-in, meaning the card is plugged into a biased backplane connector. In order to prevent damage to the IC, all ground connections must be applied before, and removed after, all other connections.

## **Outline Diagram**

## **44-Pin PLCC**

Controlling dimensions are in millimeters.



5-2506r7 (C)

## **Ordering Information**

![](_page_27_Picture_126.jpeg)

\*Devices on tape and reel must be ordered in 1000-piece increments.

For additional information, contact your Microelectronics Group Account Manager or the following: INTERNET: **http://www.lucent.com/micro** U.S.A.: Microelectronics Group, Lucent Technologies Inc., 555 Union Boulevard, Room 30L-15P-BA, Allentown, PA 18103 **1-800-372-2447**, FAX 610-712-4106 (In CANADA: **1-800-553-2448**, FAX 610-712-4106), e-mail **docmaster@micro.lucent.com** ASIA PACIFIC: Microelectronics Group, Lucent Technologies Singapore Pte. Ltd., 77 Science Park Drive, #03-18 Cintech III, Singapore 118256 **Tel. (65) 778 8833**, FAX (65) 777 7495 JAPAN: Microelectronics Group, Lucent Technologies Japan Ltd., 7-18, Higashi-Gotanda 2-chome, Shinagawa-ku, Tokyo 141, Japan **Tel. (81) 3 5421 1600**, FAX (81) 3 5421 1700 For data requests in Europe: MICROELECTRONICS GROUP DATALINE: **Tel. (44) 1734 324 299**, FAX (44) 1734 328 148 For technical inquiries in Europe: CENTRAL EUROPE: **(49) 89 95086 0** (Munich), NORTHERN EUROPE: **(44) 1344 865 900** (Bracknell UK), FRANCE: **(33) 1 41 45 77 00** (Paris), SOUTHERN EUROPE: **(39) 2 6601 1800** (Milan) or **(34) 1 807 1700** (Madrid) Lucent Technologies Inc. reserves the right to make changes to the product(s) or information contained herein without notice. No liability is assumed as a result of their use or application. No<br>rights under any patent acco

Copyright © 1997 Lucent Technologies Inc. All Rights Reserved Printed in U.S.A.

March 1997 DS97-202ALC (Replaces DS96-229LCAS) microelectronics group

![](_page_27_Picture_9.jpeg)