

## Complementary Low-Threshold MOSFET Pair




Pb-free  
Available


PRODUCT SUMMARY			
	$V_{DS}$ (V)	$r_{DS(on)}$ ( $\Omega$ )	$I_D$ (A)
N-Channel	20	0.385 @ $V_{GS} = 4.5$ V	0.70
		0.630 @ $V_{GS} = 2.5$ V	0.54
P-Channel	-8	0.600 @ $V_{GS} = -4.5$ V	-0.60
		0.850 @ $V_{GS} = -2.5$ V	-0.50
		1.200 @ $V_{GS} = -1.8$ V	-0.42

### FEATURES

- TrenchFET® Power MOSFET



Marking Code



Lot Traceability  
and Date Code

Part # Code

Ordering Information: Si1555DL-T1  
Si1555DL-T1—E3 (Lead (Pb)-Free)

ABSOLUTE MAXIMUM RATINGS ( $T_A = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)							
Parameter	Symbol	N-Channel		P-Channel		Unit	
		5 secs	Steady State	5 secs	Steady State		
Drain-Source Voltage	$V_{DS}$	20		-8		V	
Gate-Source Voltage	$V_{GS}$	$\pm 12$		$\pm 8$			
Continuous Drain Current ( $T_J = 150^\circ\text{C}$ ) <sup>a</sup>	$T_A = 25^\circ\text{C}$	$\pm 0.70$	$\pm 0.66$	-0.60	-0.57	A	
	$T_A = 85^\circ\text{C}$	$\pm 0.50$	$\pm 0.48$	-0.43	-0.41		
Pulsed Drain Current	$I_{DM}$	$\pm 1.0$					
Continuous Source Current (Diode Conduction) <sup>a</sup>	$I_S$	0.25	0.23	-0.25	-0.23		
Maximum Power Dissipation <sup>a</sup>	$T_A = 25^\circ\text{C}$	0.30	0.27	0.30	0.27	W	
	$T_A = 85^\circ\text{C}$	0.16	0.14	0.16	0.14		
Operating Junction and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150				$^\circ\text{C}$	

THERMAL RESISTANCE RATINGS					
Parameter		Symbol	Typical	Maximum	Unit
Maximum Junction-to-Ambient <sup>a</sup>	$t \leq 5$ sec	$R_{thJA}$	360	415	$^\circ\text{C/W}$
	Steady State		400	460	
Maximum Junction-to-Foot (Drain)	Steady State	$R_{thJF}$	300	350	

Notes

a. Surface Mounted on 1" x 1" FR4 Board.

SPECIFICATIONS (T <sub>J</sub> = 25 °C UNLESS OTHERWISE NOTED)							
Parameter	Symbol	Test Condition		Min	Typ	Max	Unit
<b>Static</b>							
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA	N-Ch	0.6		1.4	V
		V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -250 μA	P-Ch	-0.45		-1.0	
Gate-Body Leakage	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ±12 V	N-Ch			±100	nA
		V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ±8 V	P-Ch			±100	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 20 V, V <sub>GS</sub> = 0 V	N-Ch			1	μA
		V <sub>DS</sub> = -8 V, V <sub>GS</sub> = 0 V	P-Ch			-1	
		V <sub>DS</sub> = 20 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 85 °C	N-Ch			5	
		V <sub>DS</sub> = -8 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 85 °C	P-Ch			-5	
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	V <sub>DS</sub> ≥ 5 V, V <sub>GS</sub> = 4.5 V	N-Ch	1.0			A
		V <sub>DS</sub> ≤ -5 V, V <sub>GS</sub> = -4.5 V	P-Ch	-1.0			
Drain-Source On-State Resistance <sup>a</sup>	r <sub>DS(on)</sub>	V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 0.66 A	N-Ch		0.320	0.385	Ω
		V <sub>GS</sub> = -4.5 V, I <sub>D</sub> = -0.57 A	P-Ch		0.510	0.600	
		V <sub>GS</sub> = 2.5 V, I <sub>D</sub> = 0.40 A	N-Ch		0.560	0.630	
		V <sub>GS</sub> = -2.5 V, I <sub>D</sub> = -0.48 A	P-Ch		0.720	0.850	
		V <sub>GS</sub> = -1.8 V, I <sub>D</sub> = -0.20 A	P-Ch		1.00	1.200	
Forward Transconductance <sup>a</sup>	g <sub>fs</sub>	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 0.66 A	N-Ch		1.5		S
		V <sub>DS</sub> = -4 V, I <sub>D</sub> = -0.57 A	P-Ch		1.2		
Diode Forward Voltage <sup>a</sup>	V <sub>SD</sub>	I <sub>S</sub> = 0.23 A, V <sub>GS</sub> = 0 V	N-Ch		0.8	1.2	V
		I <sub>S</sub> = -0.23 A, V <sub>GS</sub> = 0 V	P-Ch		-0.8	-1.2	
<b>Dynamic<sup>b</sup></b>							
Total Gate Charge	Q <sub>g</sub>	N-Channel V <sub>DS</sub> = 10 V, V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 0.66 A P-Channel V <sub>DS</sub> = -4 V, V <sub>GS</sub> = -4.5 V, I <sub>D</sub> = -0.57 A	N-Ch		0.8	1.2	nC
Gate-Source Charge	Q <sub>gs</sub>		N-Ch		0.06		
			P-Ch		0.17		
Gate-Drain Charge	Q <sub>gd</sub>	N-Ch		0.30			
		P-Ch		0.16			
Turn-On Delay Time	t <sub>d(on)</sub>	N-Channel V <sub>DD</sub> = 10 V, R <sub>L</sub> = 20 Ω I <sub>D</sub> ≅ 0.5 A, V <sub>GEN</sub> = 4.5 V, R <sub>g</sub> = 6 Ω P-Channel V <sub>DD</sub> = -4 V, R <sub>L</sub> = 8 Ω I <sub>D</sub> ≅ -0.5 A, V <sub>GEN</sub> = -4.5 V, R <sub>g</sub> = 6 Ω	N-Ch		10	20	ns
Rise Time	t <sub>r</sub>		N-Ch		16	30	
			P-Ch		25	50	
Turn-Off Delay Time	t <sub>d(off)</sub>		N-Ch		10	20	
			P-Ch		10	20	
Fall Time	t <sub>f</sub>		N-Ch		10	20	
			P-Ch		10	20	
Source-Drain Reverse Recovery Time	t <sub>rr</sub>		I <sub>F</sub> = 0.23 A, di/dt = 100 A/μs	N-Ch		20	
		I <sub>F</sub> = -0.23 A, di/dt = 100 A/μs	P-Ch		20	40	







## Notes

- a. Pulse test; pulse width ≤ 300 μs, duty cycle ≤ 2%.  
b. Guaranteed by design, not subject to production testing.






Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)**

**N-CHANNEL**




**TYPICAL CHARACTERISTICS (25 °C UNLESS NOTED) N-CHANNEL**



**TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)**

**N-CHANNEL**


Normalized Thermal Transient Impedance, Junction-to-Foot




**TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)**

**P-CHANNEL**


Output Characteristics




Transfer Characteristics



On-Resistance vs. Drain Current









Capacitance




**TYPICAL CHARACTERISTICS (25 °C UNLESS NOTED)**

**P-CHANNEL**




**TYPICAL CHARACTERISTICS (25 °C UNLESS NOTED) P-CHANNEL**

**Normalized Thermal Transient Impedance, Junction-to-Ambient**



**Normalized Thermal Transient Impedance, Junction-to-Foot**



Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <http://www.vishay.com/ppg?71079>.



## Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.