


LOGIC LEVEL TRIAC

IPAK (Plastic) 	<p>On-State Current 4 Amp</p> <p>Gate Trigger Current < 5 mA to < 10 mA</p> <p>Off-State Voltage 200 V ÷ 600 V</p> <p>This series of TRIACs uses a high performance PNPN technology.</p> <p>These parts are intended for general purpose applications where logic compatible gate sensitivity is required, like touch dimmers, fan, electrovalve control.</p>
--	---

Absolute Maximum Ratings, according to IEC publication No. 134

SYMBOL	PARAMETER	CONDITIONS	Min.	Max.	Unit
$I_{T(RMS)}$	RMS On-state Current	All Conduction Angle, $T_c = 110^\circ\text{C}$	4		A
I_{TSM}	Non-repetitive On-State Current	Half Cycle, 60 Hz	31		A
I_{TSM}	Non-repetitive On-State Current	Half Cycle, 50 Hz	30		A
I^2t	Fusing Current	$t_p = 10 \text{ ms}$, Half Cycle	5.1		A ² s
I_{GM}	Peak Gate Current	20 μs max.		4	A
P_{GM}	Peak Gate Dissipation	20 μs max.		3	W
$P_{G(AV)}$	Gate Dissipation	20 ms max.		1	W
di/dt	Critical rate of rise of on-state current	$I_G = 2 \times I_{GT} \text{ Tr } 100 \text{ ns}, F = 120 \text{ Hz}$ $T_j = 125^\circ\text{C}$	50		A/ μs
T_j	Operating Temperature		-40	+125	$^\circ\text{C}$
T_{stg}	Storage Temperature		-40	+150	$^\circ\text{C}$
T_{sld}	Soldering Temperature	4.5 mm from case, 10s max.		260	$^\circ\text{C}$

SYMBOL	PARAMETER	VOLTAGE			Unit
		B	D	M	
V_{DRM}	Repetitive Peak Off State Voltage	200	400	600	V
V_{RRM}					

Jul - 02


LOGIC LEVEL TRIAC

Electrical Characteristics

SYMBOL	PARAMETER	CONDITIONS	Quadrant		SENSITIVITY		Unit
					07	08	
I_{GT}	Gate Trigger Current	$V_D = 12 \text{ V}_{DC}$, $R_L = 30 \Omega$, $T_j = 25^\circ\text{C}$	Q1-Q3 Q4	MAX MAX	5 7	10	mA
I_{DRM} / I_{RRM}	Off-State Leakage Current	$V_D = V_{DRM}$, $T_j = 125^\circ\text{C}$ $V_R = V_{RRM}$, $T_j = 25^\circ\text{C}$		MAX MAX		1 5	mA μA
V_{to}	Threshold Voltage	$T_j = 125^\circ\text{C}$		MAX	0.9		V
R_d	Dynamic Resistance	$T_j = 125^\circ\text{C}$		MAX	120		m
V_{TM}^*	On-state Voltage	$I_T = 5.5 \text{ Amp}$, $t_p = 380 \mu\text{s}$, $T_j = 25^\circ\text{C}$		MAX	1.6		V
V_{GT}	Gate Trigger Voltage	$V_D = 12 \text{ V}_{DC}$, $R_L = 30 \Omega$, $T_j = 25^\circ\text{C}$	Q1-Q3	MAX	1.3		V
V_{GD}	Gate Non Trigger Voltage	$V_D = V_{DRM}$, $R_L = 3.3\text{K}$, $T_j = 125^\circ\text{C}$	Q1-Q3	MIN	0.2		V
I_h^*	Holding Current	$I_T = 100 \text{ mA}$, Gate Open, $T_j = 25^\circ\text{C}$		MAX	10	15	mA
I_L	Latching Current	$I_G = 1.2 I_{GT}$, $T_j = 25^\circ\text{C}$	Q1,Q3,Q4 Q2	MAX MAX	10 15	20 30	mA
dv / dt^*	Critical Rate of Voltage Rise	$V_D = 0.67 \times V_{DRM}$, Gate open $T_j = 125^\circ\text{C}$		MIN	20	100	V/ μs
$R_{th(j-c)}$	Thermal Resistance Junction-Case for AC					2.6	°C/W
$R_{th(j-a)}$	Thermal Resistance Junction-Ambient					100	°C/W

(*) For either polarity of electrode MT2 voltage with reference to electrode MT1.

PART NUMBER INFORMATION



Jul - 02

LOGIC LEVEL TRIAC

Fig. 1: Maximum RMS power dissipation versus RMS on-state current.




Fig. 3: RMS on-state current versus case temperature.




Fig. 5: Relative variation of gate trigger current and holding current versus junction temperature.




Fig. 2: Correlation between maximum RMS power dissipation and maximum allowable temperature (Tamb and T case).




Fig. 4: Relative variation of thermal impedance junction to ambient versus pulse duration.





Fig. 6: Non repetitive surge peak on-state current versus number of cycles.



Jul - 02

LOGIC LEVEL TRIAC

Fig. 7: Non repetitive surge peak on-state current for a sinusoidal pulse with width: $t_p = 10 \text{ ms}$, and corresponding value of $I^2 t$.






Fig. 8: On-state characteristics (maximum values).



PACKAGE MECHANICAL DATA IPAK TO 251-AA



Jul - 02