## SONY

# CXA3001N

### **RX Gain Control Amplifier**


For the availability of this product, please contact the sales office.

#### Description

CXA3001N is an RX gain control amplifier for CDMA cellular mobile phone.

#### Features

- Wide gain control range
- Linear gain slope
- Noise figure Typ. 6dB at Gain = 45dB
- Output IP<sub>3</sub> Typ. +2dBm at Gain = 40dB
- 2 input ports
- Power save function included



#### Absolute Maximum Ratings

<ul> <li>Supply voltage</li> </ul>	Vcc	6	V
<ul> <li>Operating temperature</li> </ul>	Topr	-40 to +85	°C
<ul> <li>Storage temperature</li> </ul>	Tstg	-65 to +150	°C
<ul> <li>Allowable power dissipation</li> </ul>	PD	420	mW
<ul> <li>Supply voltage range</li> </ul>		-0.3 to 6	V
<ul> <li>Logic input voltage</li> </ul>		-0.3 to Vcc +0.3	V
<ul> <li>Signal input voltage</li> </ul>		-0.3 to Vcc +0.3	V
<ul> <li>Differential signal input voltage</li> </ul>		0 to 2.5	V

#### **Operating Conditions**

Supply voltage

#### Applications

- CDMA cellular mobile phone
- CDMA & AMPS cellular phone

#### Structure


Bipolar sillicon monolithic IC

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.


3.1 to 3.8

V

#### **Block Diagram**



#### **Pin Configuration**



#### **Pin Description**

Pin No.	Symbol	Pin voltage Typ. (V)	Equivalent circuit	Description
1	MODE		Vcc1	Input select pin. CDMAIN for High. FMIN for Low.
2	Vcc1	3.6		Positive power supply.
3	GND1	0		Ground.
4 6 8 10	N.C.			No connection.
5	CDMAIN	1.2		Differential input pins for
7	CDMAINX	1.2	(5) $(7)$ $(7)$	received CDMA IF signal.
9	FMIN	1.2		Differential input pins for
11	FMINX	1.2	9 (11)	received FM IF signal.
12	BP1		Vcc2	
13	BP2	2.4		Connected to GND with capacitor 0.01µF.
14	GND2	0		Ground for output stage.
15	Vcc2	3.6		Positive power supply for output stage.
16	N.C.			No connection.
17	OUT	1.7		Differential output pins for
19	OUTX	1.7	GND2	received IF signal.

- 4 -

Pin No.	Symbol	Pin voltage Typ. (V)	Equivalent circuit	Description
18 20 21 22	N.C.			No connection.
23	GCTL		Vcc1 (23 GND1	Gain control pin with a ripple filter.
24	PSV		24 40k GND1	Power save function pin. High: Active Low: Power save

#### **Electrical Characteristics**

#### **DC** characteristics

(Vcc = 3.6V, Ta = 25°C)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Current consumption 1	lcc1	Vgcть = 1.5V, Pin 2	10	14	19	m ^
Current consumption 2	lcc2	V <sub>GCTL</sub> = 1.5V, Pin 15	4.7	6.6	9.0	mA
Current consumption 3	lcc3	VPSV = 0.5V, Pin 2			1	
Current consumption 4	Icc4	VPSV = 0.5V, Pin 15			1	
Input current pin 1H	Imode h	Vmode = 3V			10	
Input current pin 1L	IMODE L	VMODE = 0.5V	-20			
Input current pin 23H	IGCTL H	Vgctl = 3V			10	μA
Input current pin 23L	IGCTL L	Vgctl = 0.5V	-10			
Input current pin 24H	IPSV H	VPSV = 3V			10	
Input current pin 24L	IPSV L	VPSV = 0.5V	-10			
MODE high voltage	Vмн	Pin 1	3			
MODE low voltage	Vml	Pin 1			0.5	v
PSV high voltage	Vpsh	Pin 24	3			
PSV low voltage	Vpsl	Pin 24			0.5	


#### AC characteristics

(Vcc = 3.6V, Ta = 25°C)


Deveryor	Querra ha a l	0	: - :	N/im	<b>T</b>	, Mari	,      ::+
Parameter	Symbol	Cor	nditions	Min.	Тур.	Max.	Unit
Operating frequency range	Fr			10		100	MHz
Gain CDMA2.3	GCDMA2.3	Vmode = "H" Vgctl = 2.3V	f = 85.38MHz Level = –50dBm	37	41	46	
Gain CDMA1.5	GCDMA1.5	VMODE = "H" VGCTL = 1.5V	Level = -30dBm	-7.5	-3	1.5	dB
Gain CDMA0.7	GCDMA0.7	Vmode = "H" Vgctl = 0.7V	Level = -10dBm	-55	-49	-44	
CDMA Gain slope	GCLIN	VMODE = "H"	VGCTL = 1 to 2V	57	60	63	dB/V
Gain FM2.3	Gfm2.3	VMODE = "L" VGCTL = 2.3V	f = 85.38MHz Level = –50dBm	37	41	46	
Gain FM1.5	GFM1.5	VMODE = "L" VGCTL = 1.5V	Level = -30dBm	-7.5	-3	1.5	dB
Gain FM0.7	GFM0.7	Vmode = "L" Vgctl = 0.7V	Level = -10dBm	-55	-49	-44	
FM Gain slope	GFMLIN	VMODE = "L"	VGCTL = 1 to 2V	57	60	63	dB/V
Input level 3rd order intercept point	IIP3	$\begin{array}{l} V_{MODE} = "H" \\ G_{CDMA} = 40 dB^{*} \\ F_{1} = 86.38 MHz \\ F_{2} = 87.38 MHz \\ Measure of 85.38 \end{array}$	SMHz	-42	-38		dBm
Noise Figure	NF	VMODE = "H" GCDMA = 40dB* Used 1MHz BPF Measure of 85.38	SMHz		6.5	9.5	dB

\* Adjust GCTL voltage, and set the overall gain to 40dB.

#### **Measurement Circuit**



#### **Application Circuit**



\* Must be adjusting values to result a best impedance matching between BPF filter and this IC.

Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

#### **Design Reference Values**


#### Single ended measurement


(Vcc = 3.6V, Ta = 25°C)


Item	Symbol	Conditions	Тур.	Unit
Input resistance	Rin		900	Ω
Input capacitance	CIN	f = 85.38MHz, Vgст∟ = 1.5V	9	pF
Output resistance	Rout		30	Ω


#### **Notes on Operation**

- 1) This IC is a wideband amplifier with wide gain control range. Separate Pin 3 (GND1) and Pin 14 (GND2) to prevent interference between input and output. Furthermore, the decoupling capacitors between Pins 2 and 3, Pins 14 and 15 should be as close to the IC as possible.
- 2) The resistors connected to Pins 17 and 19 should be as close to the IC as possible.
- This IC assumes the excellent characteristics when the differential input impedance between Pins 5 and 7, Pins 9 and 11 is 500Ω. Refer to the Measurement Circuit for the external element settings, etc.
- 4) Connect the capacitors, which are connected to Pins 12 and 13, to Pin 14 (GND2).
- 5) Pay attention to handling this IC because its electrostatic discharge strength is weak.










#### Package Outline Unit: mm

#### 24PIN SSOP (PLASTIC) 275mil



#### 

NOTE : \*NOT INCLUDE MOLD FINS.

#### PACKAGE STRUCTURE

SONY CODE	SSOP-24P-L01
EIAJ CODE	A SIMILAR TO SSOP024-P-0300
JEDEC CODE	

PACKAGE MATERIAL	EPOXY / PHENOL RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42 ALLOY
PACKAGE WEIGHT	