





## N-Channel 100-V (D-S) MOSFET

**175°C Rated**  
Maximum Junction Temperature  
**High-Efficiency**  
PWM Optimized

PRODUCT SUMMARY		
$V_{DS}$ (V)	$r_{DS(on)}$ ( $\Omega$ )	$I_D$ (A)
100	0.034 @ $V_{GS} = 10$ V	6.9
	0.040 @ $V_{GS} = 6.0$ V	6.4



Ordering Information: Si4484EY  
Si4484EY-T1 (with Tape and Reel)

ABSOLUTE MAXIMUM RATINGS ( $T_A = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)					
Parameter	Symbol	10 secs	Steady State	Unit	
Drain-Source Voltage	$V_{DS}$	100		V	
Gate-Source Voltage	$V_{GS}$	$\pm 20$			
Continuous Drain Current ( $T_J = 175^\circ\text{C}$ ) <sup>a</sup>	$I_D$	$T_A = 25^\circ\text{C}$	6.9	4.8	A
		$T_A = 85^\circ\text{C}$	5.4	3.7	
Pulsed Drain Current	$I_{DM}$	30			
Avalanche Current	$I_{AR}$	25			
Repetitive Avalanche Energy (Duty Cycle $\leq 1\%$ )	$E_{AR}$	31		mJ	
Continuous Source Current (Diode Conduction) <sup>a</sup>		$I_S$	3.1		1.5
Maximum Power Dissipation <sup>a</sup>	$P_D$	$T_A = 25^\circ\text{C}$	3.8	1.8	W
		$T_A = 85^\circ\text{C}$	2.3	1.1	
Operating Junction and Storage Temperature Range	$T_J, T_{stg}$	-55 to 175		$^\circ\text{C}$	

THERMAL RESISTANCE RATINGS					
Parameter	Symbol	Typical	Maximum	Unit	
Maximum Junction-to-Ambient <sup>a</sup>	$R_{thJA}$	$t \leq 10$ sec	33	40	$^\circ\text{C/W}$
		Steady State	70	85	
Maximum Junction-to-Foot (Drain)	$R_{thJF}$	17	21		



Notes  
a. Surface Mounted on 1" x 1" FR4 Board.

**SPECIFICATIONS (T<sub>J</sub> = 25 °C UNLESS OTHERWISE NOTED)**

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
<b>Static</b>						
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA	2			V
Gate-Body Leakage	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ±20 V			±100	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 80 V, V <sub>GS</sub> = 0 V			1	μA
		V <sub>DS</sub> = 80 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 85 °C			20	
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	V <sub>DS</sub> ≥ 5 V, V <sub>GS</sub> = 10 V	30			A
Drain-Source On-State Resistance <sup>a</sup>	r <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 6.9 A		0.028	0.034	Ω
		V <sub>GS</sub> = 6.0 V, I <sub>D</sub> = 6.4 A		0.032	0.040	
Forward Transconductance <sup>a</sup>	g <sub>fs</sub>	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 6.9 A		25		S
Diode Forward Voltage <sup>a</sup>	V <sub>SD</sub>	I <sub>S</sub> = 3.1 A, V <sub>GS</sub> = 0 V		0.8	1.2	V
<b>Dynamic<sup>b</sup></b>						
Total Gate Charge	Q <sub>g</sub>	V <sub>DS</sub> = 50 V, V <sub>GS</sub> = 10 V, I <sub>D</sub> = 6.9 A		24	30	nC
Gate-Source Charge	Q <sub>gs</sub>			7.6		
Gate-Drain Charge	Q <sub>gd</sub>			5.4		
Gate Resistance	R <sub>g</sub>		0.5	1.25	2.2	Ω
Turn-On Delay Time	t <sub>d(on)</sub>	V <sub>DD</sub> = 50 V, R <sub>L</sub> = 50 Ω I <sub>D</sub> ≅ 1 A, V <sub>GEN</sub> = 10 V, R <sub>G</sub> = 6 Ω		16	30	ns
Rise Time	t <sub>r</sub>			10	20	
Turn-Off Delay Time	t <sub>d(off)</sub>			35	70	
Fall Time	t <sub>f</sub>			20	40	
Source-Drain Reverse Recovery Time	t <sub>rr</sub>	I <sub>F</sub> = 3.1 A, di/dt = 100 A/μs		50	80	


## Notes

- a. Pulse test; pulse width ≤ 300 μs, duty cycle ≤ 2%.  
b. Guaranteed by design, not subject to production testing.


**TYPICAL CHARACTERISTICS (25 °C UNLESS NOTED)**

**TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)**


**On-Resistance vs. Drain Current**




**Capacitance**




**Gate Charge**




**On-Resistance vs. Junction Temperature**



**Source-Drain Diode Forward Voltage**



**On-Resistance vs. Gate-to-Source Voltage**



**TYPICAL CHARACTERISTICS (25 °C UNLESS NOTED)**

