

# CXA3221AN

## **RX Gain Control Amplifier**

## Description

CXA3221AN is an RX gain control amplifier suitable for CDMA cellular/PCS phone.

## Features

- Wide gain control range
- Linear gain slope
- Wideband operation (50MHz to 300MHz)
- Very small package (8 Pin SSOP)
- Low voltage operation
- Power save function included

## Absolute Maximum Ratings

<ul> <li>Supply voltage</li> </ul>	Vcc	6	V
<ul> <li>Operating temperature</li> </ul>	Topr –	-55 to +125	°C
<ul> <li>Storage temperature</li> </ul>	Tstg -	-65 to +150	°C

- Storage temperature Tstg -65 to +150 °C
   Supply voltage range -0.3 to 6 V
- Logic input voltage -0.3 to Vcc + 0.3 V
- Signal input voltage -0.3 to Vcc + 0.3 V
- Differential signal input voltage
   0 to 2.5 V

## **Operating Condition**

Supply voltage	Vcc	2.7 to 3.8	V
oupply vollage	VCC	2.7 10 0.0	v


## Applications

CDMA cellular/PCS phone


## Structure

Bipolar silicon monolithic IC


Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.



## **Block Diagram**



**Pin Configuration** 



- 2 -

## **Pin Description**

Pin No.	Symbol	Pin voltage TYP (V)	Equivalent circuit	Description
1	GND	0		Ground.
2	CDMA IN	1.15		Differential input pins for received
3	CDMA INX	1.15		CDMA IF signal.
4	PSV		4 4 4 4 4 4 4 5 5 5 5 5 5 5 5 5 5 5 5 5	Power save function pin. High: Active Low: Power save
5	OUT	_	460 ₹ 460 5 12.3k 12.3k	Differential output pins for received CDMA IF signal.
6	OUTX	_		Open collector output.
7	Vcc	3.0		Positive power supply.
8	GCTL	_	$8k \leq 8k$ $8k \leq 8k$ 0000 00000 00000 0000 00000 00000 00000 00000 000000 00000000	Gain control pin.
			- 3 -	

-3-

## **Electrical Characteristics**

## **DC Characteristics**

## (Vcc = 3.0V, Ta = 27°C)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Current consumption 1	Icc1	Vpsv = 3.0V, Vgctl = 1.5V, Pin 7	7	10.2	15	mA
Current consumption 2	Icc2	Vpsv = 0 V, Vgctl = 1.5V, Pin 7	5	18	40	
Input current pin 8H	IpsvH	Vpsv = 3.0V			1	
Input current pin 8L	IpsvL	Vpsv = 0 V	-15			μA
Input current pin 16H	IgctlH	Vgctl = 3.0V			1	
Input current pin 16L	IgctIL	Vgctl = 0.5V	-1			
PSV high voltage	VpsH	Pin 4	2.5			v
PSV low voltage	VpsL	Pin 4			0.5	


## **AC Characteristics**

(Vcc = 3.0V, Ta = 27°C)


			(*00	- 0.0	/, iu –	21 0)
Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Operating frequency range	Fr		50		300	MHz
Gain 2.4	G2.4	f = 210.38MHz, Vgctl = 2.4V	42	46	50	
Gain 1.5	G1.5	Vgctl = 1.5V	-7	-3	1	dB
Gain 0.6	G0.6	Vgctl = 0.6V	-59	-55	-51	
Gain slope	GCLIN	Gain at Vgctl = 2.0V – Gain at Vgctl = 1.0V	58	61	64	dB/V
Input level 3rd order intercept point	IIP3	G = 40dB*1 f1 = 209.38MHz, f2 = 211.38MHz Measure of 210.38MHz	-42	-38		dBm
Noise Figure	NF	G = 40dB <sup>*1</sup> Measure of 210.38MHz		5	8	dB

\*1 Adjust GCTL voltage, and set the overall gain to 40dB.

## **Measurement Circuit**



## **Application Circuit**



\* Must be adjusting values to result a best impedance matching between BPF filter and this IC.

Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

- 5 -

## **Design Reference Values**


## Single ended measurement


## (Vcc = 3.0V, Ta = 27°C)


Item	Symbol	Conditions	Тур.	Unit
Input resistance	Rin		1.6	kΩ
Input capacitance	Cin	f = 210.38MHz, Vgctl = 1.5V	1.3	pF
Output resistance	Rout	T = 210.3600  mz,  vgcu = 1.5  v	5.9	kΩ
Output capacitance	Cout		0.73	pF

## **Notes on Operation**

- 1) This IC is a wideband amplifier with wide gain control range. The decouping capacitors between GND Pin and Vcc Pin should be as close to the IC as possible.
- 2) The resistors connected to Pins 5 and 6 should be as close to the IC as possible.
- 3) This IC assumes the excellent characteristics when the differential input impedance between Pins 2 and 3 is 500Ω. Refer to the Measurement Circuit for the external element settings, etc.
- 4) Pay attention to handling this IC because its electrostatic discharge strength is weak.








-7-

SCT Ass'y

#### **Package Outline** Unit: mm



NOTE: Dimension "\*" does not include mold protrusion.

+ 0.025 0.17 - 0.015

+ 0.025 0.17 - 0.015

DETAIL A

SONY CODE	SSOP-8P-L01
EIAJ CODE	P-SSOP8-8.4x3.0-0.65
JEDEC CODE	

 $0^{\circ}$  to  $10^{\circ}$ 

PACKAGE STRUCTURE				
PACKAGE MATERIAL	EPOXY RESIN			
LEAD TREATMENT	SOLDER PLATING			
LEAD MATERIAL	COPPER ALLOY			
PACKAGE MASS	0.04g			

### LEAD PLATING SPECIFICATIONS

SPEC.
COPPER ALLOY
Sn-Bi Bi:1-4wt%
5-18µm