

## TX Gain Control Amplifier

**Description**

CXA3202AN is a TX gain control amplifier suitable for CDMA cellular/PCS phone.

**Features**

- Wide gain control range
- Linear gain slope
- Wideband operation (50 MHz to 300 MHz)
- Very small package (16 Pin SSOP)
- Low voltage operation
- High output IP3
- Power save function included

**Absolute Maximum Ratings**

- |                                     |           |                        |    |
|-------------------------------------|-----------|------------------------|----|
| • Supply voltage                    | $V_{CC}$  | 6                      | V  |
| • Operating temperature             | $T_{opr}$ | -55 to +125            | °C |
| • Storage temperature               | $T_{stg}$ | -65 to +150            | °C |
| • Allowable Power dissipation       | $P_D$     | 330                    | mW |
| • Supply voltage range              |           | -0.3 to 6              | V  |
| • Logic input voltage               |           | -0.3 to $V_{CC} + 0.3$ | V  |
| • Signal input voltage              |           | -0.3 to $V_{CC} + 0.3$ | V  |
| • Differential signal input voltage |           | 0 to 2.5               | V  |

**Operating Condition**

- |                |          |            |   |
|----------------|----------|------------|---|
| Supply voltage | $V_{CC}$ | 2.7 to 3.8 | V |
|----------------|----------|------------|---|


**Applications**

CDMA cellular/PCS phone

**Structure**


Bipolar silicon monolithic IC

16 pin SSOP (Plastic)




Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Block Diagram



Pin Configuration



Pin Description

Pin No.	Symbol	Pin voltage TYP (V)	Equivalent circuit	Description
1	CDMA IN	1.1		Differential input pins for CDMA transmit IF signal.
2	CDMA INX	1.1		
3 6 7 15	NC			No connection.
4 12	GND1	0		Ground
5 11	GND2	0		Ground
8	PSV	—		Power save function pin. High: Active Low: Power save
9	OUTX	—		Differential output pins for transmit IF signal. Open collector output.
10	OUT	—		
13	Vcc2	3.0		Positive power supply for output stage.
14	Vcc1	3.0		Positive power supply.

Pin No.	Symbol	Pin voltage TYP (V)	Equivalent circuit	Description
16	GCTL	—		Gain control pin.

## Electrical Characteristics

## DC Characteristics

(V<sub>CC</sub>=3.0 V, T<sub>a</sub>=27 °C)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Current consumption 1	I <sub>cc1</sub>	V <sub>psv</sub> =3.0 V, V <sub>gctl</sub> =1.5 V, Pin 13, 14	10	15.7	21.5	mA
Current consumption 2	I <sub>cc2</sub>	V <sub>psv</sub> =0 V, V <sub>gctl</sub> =1.5 V, Pin 13, 14	5	18	40	μA
Input current pin 8H	I <sub>psvH</sub>	V <sub>psv</sub> =3.0 V			1	
Input current pin 8L	I <sub>psvL</sub>	V <sub>psv</sub> =0 V	-15			
Input current pin 16H	I <sub>gctlH</sub>	V <sub>gctl</sub> =3.0 V			1	
Input current pin 16L	I <sub>gctlL</sub>	V <sub>gctl</sub> =0.5 V	-1			
PSV high voltage	V <sub>psH</sub>	Pin 8	2.5			V
PSV low voltage	V <sub>psL</sub>	Pin 8			0.5	


## AC Characteristics

(V<sub>CC</sub>=3.0 V, T<sub>a</sub>=27 °C)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Operating frequency range	F <sub>r</sub>		50		300	MHz
Gain 2.3	G <sub>2.3</sub>	f=130.38 MHz, level=-22.5 dBm, V <sub>gctl</sub> =2.3 V	13	17	21	dB
Gain 1.5	G <sub>1.5</sub>	V <sub>gctl</sub> =1.5 V	-28	-24	-20	
Gain 1.0	G <sub>1.0</sub>	V <sub>gctl</sub> =1.0 V	-58	-54	-50	
Gain 0.7	G <sub>0.7</sub>	V <sub>gctl</sub> = 0.7 V	-75	-70	-65	
CDMA Gain slope	G <sub>CLIN</sub>	Gain at V <sub>gctl</sub> =2.0 V – Gain at V <sub>gctl</sub> =1.0 V	57	60	63	dB/V
Input level 3rd order intercept point	IIP <sub>3</sub>	G=15 dB *1 f <sub>1</sub> =129.38 MHz, f <sub>2</sub> =131.38 MHz Measure of 130.38 MHz	-8.5	-4.5		dBm
Noise Figure	NF	G=15 dB *1 Measure of 130.38 MHz		28	32	dB


\*1 Adjust GCTL voltage, and set the overall gain to 15 dB.

Measurement Circuit



\*1 TOKO, Inc. B5FL 616DS-1135  
 \*2 Coilcraft, Inc. 1008HS-102TKBC  
 \*3 Coilcraft, Inc. 1008HS-821TKBC

Application Circuit



\* Must be adjusting values to result a best impedance matching between BPF filter and this IC.

Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

## Design Reference Values

### Single ended measurement





( $V_{CC}=3.0\text{ V}$ ,  $T_a=27\text{ }^\circ\text{C}$ )

Item	Symbol	Conditions	Typ.	Unit
Input resistance	Rin	f=130.38 MHz, Vgctl=1.5 V	10	k $\Omega$
Input capacitance	Cin		0.98	pF
Output resistance	Rout		6.0	k $\Omega$
Output capacitance	Cout		0.92	pF

### Notes on Operation


- 1) This IC is a wideband amplifier with wide gain control range. The decoupling capacitors between GND Pin and Vcc Pin should be as close to the IC as possible.
- 2) The resistors connected to Pins 9 and 10 should be as close to the IC as possible.
- 3) This IC assumes the excellent characteristics when the differential input impedance between Pins 1 and 2 is 500  $\Omega$ . Refer to the Measurement Circuit for the external element settings, etc.
- 4) Pay attention to handling this IC because its electrostatic discharge strength is weak.





Package Outline Unit : mm

16PIN SSOP (PLASTIC)



NOTE: Dimension "\*" does not include mold protrusion.

PACKAGE STRUCTURE

SONY CODE	SSOP-16P-L01
EIAJ CODE	SSOP016-P-0044
JEDEC CODE	_____

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER / PALLADIUM PLATING
LEAD MATERIAL	42/COPPER ALLOY
PACKAGE MASS	0.1g

NOTE : PALLADIUM PLATING

This product uses S-PdPPF (Sony Spec.-Palladium Pre-Plated Lead Frame).