This product is obsolete.
This information is available for your convenience only.

For more information on Zarlink's obsolete products and replacement product lists, please visit http://products.zarlink.com/obsolete products/

The SP5524 is a single-chip frequency synthesiser designed for TV tuning systems. Control data is entered in the standard $1^{2} \mathrm{C}$ BUS format. The device has six controllable open-collector output ports (P0-P3, P6 and P7), each capable of sinking 10 mA . In addition, P1 is a 3-bit5-level ADC input. The information on these ports can be read via the $I^{2} C$ BUS.

The device has one fixed $I^{2} \mathrm{C}$ BUS address and three programmable addresses, allowing two or more synthesisers to be used in a system.

## FEATURES

Complete 1.3GHz Single Chip System

- Programmable via the ${ }^{2} \mathrm{C}$ BUS
- Low Power Consumption (215mW Typ.)
- Low Radiation
- Phase Lock Detector
- Varactor Drive Amp Disable

■ 6 Controllable Outputs, 4 Bi-directional

- 5-Level ADC
- Variable ${ }^{2} \mathrm{C}$ BUS Address for Picture in Picture TV
- ESD Protection *
* Normal ESD handling precautions should be observed.


Fig. 1 Pin connections - top view

## APPLICATIONS

Satellite TV when Combined with SP4902
2.5 GHz Prescaler

- Cable Tuning Systems

■ VCRs
ORDERING INFORMATION
SP5524S KG MPAS (Tubes)
SP5524S KG MPAD (Tape and Reel)

## SP5524

## ELECTRICAL CHARACTERISTICS

$\mathrm{T}_{\mathrm{AMB}}=-10^{\circ} \mathrm{C}$ to $+80^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+4 \cdot 5 \mathrm{~V}$ to $+5 \cdot 5 \mathrm{~V}$.
These Characteristics are guaranteed by either production test or design. They apply within the specified ambient temperature and supply voltage ranges unless otherwise stated. Reference frequency 4 MHz unless otherwise stated.

| Characteristic | Pin | Value |  |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |  |
| Supply current <br> Prescaler input voltage | $\begin{gathered} 12 \\ 13,14 \end{gathered}$ | $\begin{gathered} 12 \cdot 5 \\ 30 \end{gathered}$ | 43 | $\begin{gathered} 53 \\ 300 \\ 300 \end{gathered}$ | mA <br> mVrms <br> mVrms | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \\ & 100 \mathrm{MHz} \text { to } 1 \mathrm{GHz} \end{aligned}$ <br> 50 MHz and $1 \cdot 3 \mathrm{GHz}$, see Fig. 5 |
| Prescaler input impedance Prescaler input capacitance | 13,14 |  | $\begin{gathered} 50 \\ 2 \end{gathered}$ |  | $\begin{gathered} \Omega \\ \mathrm{pF} \end{gathered}$ |  |
| SDA, SCL <br> Input high voltage Input low voltage Input high current Input low current Leakage current | $\begin{aligned} & 4,5 \\ & 4,5 \\ & 4,5 \\ & 4,5 \\ & 4,5 \end{aligned}$ | $\begin{aligned} & 3 \\ & 0 \end{aligned}$ |  | $\begin{array}{r} 5 \cdot 5 \\ 1 \cdot 5 \\ 10 \\ -10 \\ 10 \end{array}$ | V <br> V <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ | Input voltage $=\mathrm{V}_{\mathrm{CC}}$ <br> Input voltage $=0 \mathrm{~V}$ <br> When $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$ |
| SDA <br> Output voltage | 4 |  |  | $0 \cdot 4$ | V | Sink current $=3 \mathrm{~mA}$ |
| Charge pump current low <br> Charge pump current high <br> Charge pump output leakage current <br> Charge pump drive output current <br> Charge pump amplifier gain <br> Recommended crystal series resistance <br> Crystal oscillator drive level <br> Crystal oscillator negative resistance | $\begin{gathered} 1 \\ 1 \\ 1 \\ 16 \end{gathered}$ <br> 2 | $\begin{aligned} & 500 \\ & 10 \\ & 750 \end{aligned}$ | $\begin{gathered} \pm 50 \\ \pm 170 \\ \\ 6400 \\ \\ 40 \end{gathered}$ | $\begin{aligned} & \pm 5 \\ & 200 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ nA $\mu \mathrm{A}$ $\Omega$ $m V \mathrm{p}-\mathrm{p}$ $\Omega$ | Byte 4, bit $2=0$, pin $1=2 \mathrm{~V}$ <br> Byte 4, bit $2=1$, pin $1=2 \mathrm{~V}$ <br> Byte 4, bit $4=1$, pin $1=2 \mathrm{~V}$ <br> V pin $16=0.7 \mathrm{~V}$ <br> Parallel resonant crystal (note 2) |
| Output Ports <br> P0-P3, P6, P7 sink current (see note 1) <br> P0-P3, P6, P7 leakage current (see note 1) | $\begin{aligned} & 6-11 \\ & 6-11 \end{aligned}$ | 10 |  | 10 | $\begin{aligned} & \mathrm{mA} \\ & \mu \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=0 \cdot 7 \mathrm{~V}, \text { see note } 1 \\ & \mathrm{~V}_{\text {OUT }}=13.2 \mathrm{~V} \end{aligned}$ |
| Input Ports <br> P7 input current high P7 input current low P0, P2, P3 input voltage low P0, P2, P3 input voltage high P1 input current high P1 input current low | $\begin{gathered} 10 \\ 10 \\ 6,8,9 \\ 6,8,9 \\ 7 \\ 7 \end{gathered}$ | $2 \cdot 7$ |  | $\begin{aligned} & +10 \\ & -10 \\ & 0.8 \\ & +10 \\ & -10 \end{aligned}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> V <br> V <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ | $V$ pin $10=13 \cdot 2 \mathrm{~V}$ <br> $V$ pin $10=0 V$ <br> See Table 3 for ADC levels |

NOTES

1. Source impedance between all output ports and ground is approximately $5 \Omega$. This should be taken into account when calculating output port saturation voltages.
2. The recommended crystal series resistance quoted refers to all conditions including start-up.

## ABSOLUTE MAXIMUM RATINGS

All voltages are referred to $\mathrm{V}_{\mathrm{EE}}$ and pin 3 at 0 V .

| Parameter | Pin | Value |  | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |  |
| Supply voltage <br> RF input voltage <br> Port voltage <br> Total port output current <br> RF input DC offset <br> Charge pump DC offset <br> Drive output DC offset <br> Crystal oscillator DC offset <br> SDA, SCL input voltage <br> Storage temperature <br> Junction temperature <br> MP16 thermal resistance, chip-to-ambient <br> MP16 thermal resistance, chip-to-case <br> Power consumption at 5.5 V | $\begin{gathered} 12 \\ 13,14 \\ 6-11 \\ 6-11 \\ 6-11 \\ 13-14 \\ 1 \\ 16 \\ 2 \\ 4,5 \end{gathered}$ | $\begin{aligned} & -0 \cdot 3 \\ & -0 \cdot 3 \\ & -0 \cdot 3 \\ & -0 \cdot 3 \\ & -0 \cdot 3 \\ & -0 \cdot 3 \\ & -0 \cdot 3 \\ & -0 \cdot 3 \\ & -0 \cdot 3 \\ & -55 \end{aligned}$ | $\begin{gathered} 6 \\ 2 \cdot 5 \\ 14 \\ 6 \\ 50 \\ \mathrm{~V}_{\mathrm{CC}}+0 \cdot 3 \\ \mathrm{~V}_{\mathrm{CC}}+0 \cdot 3 \\ \mathrm{~V}_{\mathrm{CC}}+0 \cdot 3 \\ \mathrm{~V}_{\mathrm{CC}}+0 \cdot 3 \\ \mathrm{~V}_{\mathrm{CC}}+0 \cdot 3 \\ 5 \cdot 5 \\ \\ +150 \\ +150 \\ 111 \\ 41 \\ 321 \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \mathrm{p}-\mathrm{p} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~mA} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \mathrm{~V} \\ \\ \end{gathered}$ | Port in off state Port in on state <br> With $\mathrm{V}_{\mathrm{Cc}}$ applied $V_{C C}$ not applied |



Fig. 2 Block diagram

## FUNCTIONAL DESCRIPTION

The SP5524 is programmed from an $I^{2} \mathrm{C}$ BUS. Data and Clock are fed in on the SDA and SCL lines respectively as defined by the $I^{2} C$ Bus format. The synthesiser can either accept new data (write mode) or send data (read mode). The Tables in Fig. 3 illustrate the format of the data. The device can be programmed to respond to several addresses, which enables the use of more than one synthesiser in an $I^{2} C$ BUS system. Table 4 shows how the address is selected by applying a voltage to P7. The LSB of the address byte (R/W) sets the device into read mode if it is high and write mode if it is low. When the SP5524 receives a correct address byte it pulls the SDA line low during the acknowledge period and during following acknowledge periods after further data bytes are programmed. When the SP5524 is programmed into the read mode the controlling device accepting the data must pull down the SDA line during the following acknowledge period to read another status byte.

## WRITE MODE (FREQUENCY SYNTHESIS)

When the device is in the write mode Bytes $2+3$ select the synthesised frequency while Bytes $4+5$ select the output port states and charge pump information.

Once the correct address is received and acknowledged, the first bit of the next byte determines whether that byte is interpreted as Byte 2 or 4 , a logic 0 for frequency information and a logic 1 for charge pump and output port information. Additional data bytes can be entered without the need to readdress the device until an $I^{2} \mathrm{C}$ stop condition is recognised. This allows a smooth frequency sweep for fine tuning or AFC purposes.

If the transmission of data is stopped mid-byte (e.g., by another device on the bus) then the previously programmed byte is maintained.

Frequency data from Bytes 2 and 3 is stored in a 15-bit shift register and is used to control the division ratio of the 15-bit programmable divider which is preceded by a divide-by-8 prescaler and amplifier to give excellent sensitivity at the local oscillator input; see Fig 5. The input impedance is shown in Fig. 7.

The programmed frequency can be calculated by multiplying the programmed division ratio by 8 times the comparison frequency $F_{\text {comp }}$.

When frequency data is entered, the phase comparator, via the charge pump and varactor drive amplifier, adjusts the
local oscillator control voltage until the output of the programmable divider is frequency and phase locked to the comparison frequency.

The reference frequency may be generated by an external source capacitively coupled into pin 2 or provided by an onchip 4 MHz crystal controlled oscillator.

Note that the comparison frequency is 7.8125 kHz when a 4 MHz reference is used.

Bit 2 of Byte 4 of the programming data (CP) controls the current in the charge pump circuit, a logic 1 for $\pm 170 \mu \mathrm{~A}$ and a logic 0 for $\pm 50 \mu \mathrm{~A}$, allowing compensation for the variable tuning slope of the tuner and also to enable fast channel changes over the full band. Bit 4 of Byte 4 (TO) disables the charge pump if set to a logic 1 . Bit 8 of Byte 4 (OS) switches the charge pump drive amplifier's output off when it is set to a logic 1. Bit 3 of Byte 4 (T1) selects a test mode where the phase comparator inputs are available on P 6 and P 7 , a logic 1 connects $\mathrm{F}_{\text {COMP }}$ to P6 and $\mathrm{F}_{\text {DIV }}$ to P7.

Byte 5 programs the output ports P0-P3, P6 and P7, a logic 0 for a high impedance output, logic 1 for low impedance (on).

## READ MODE

When the device is in the read mode the status data read from the device on the SDA line takes the form shown in Table 2.

Bit 1 (POR) is the power on reset indicator and is set to a logic 1 if the power supply to the device has dropped below a nominal 3 V and the programmed information lost (e.g., when the device is initially turned on). The POR is set to 0 when the read sequence is terminated by a stop command. The outputs are all set to high impedance when the device is initially powered up. Bit $2(\mathrm{FL})$ indicates whether the device is phase locked, a logic 1 is present if the device is locked and a logic 0 if the device is unlocked.

Bits 3,4 and $5(I 2, I 1, I 0)$ show the status of the I/O Ports P0, P2 and P3 respectively. A logic 0 indicates a low level and a logic 1 a high level. If the ports are to be used as inputs they should be programmed to a high impedance state (logic1). These inputs will then respond to data complying with standard TTL voltage levels. Bits 6,7 and 8 (A2, A1, A0) combine to give the output of the 5 -level ADC.

The 5-level ADC can be used to feed AFC information to the microprocessor from the IF section of the television, as illustrated in Fig. 4.

| MSB |  |  |  |  | LSB |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address | 1 | 1 | 0 | 0 | 0 | MA1 | MAO | 0 | A | Byte 1 |
| Programmabledivider | 0 | $2^{14}$ | $2^{13}$ | $2^{12}$ | $2^{11}$ | $2^{10}$ | $2^{9}$ | $2^{8}$ | A | Byte 2 |
| Programmable divider | $2^{7}$ | $2^{6}$ | $2^{5}$ | $2^{4}$ | $2^{3}$ | $2^{2}$ | $2^{1}$ | $2^{0}$ | A | Byte 3 |
| Charge pump and test bits | 1 | CP | T1 | T0 | 1 | 1 | 1 | OS | A | Byte 4 |
| I/O port control bits | P7 | P6 | X | X | P3 | P2 | P1 | P0 | A | Byte 5 |

Table 1 Write data format (MSB transmitted first)

| Address | 1 | 1 | 0 | 0 | 0 | MA1 | MA0 | 1 | A | Byte 1 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Status byte | POR | FL | I 2 | I 1 | IO | A 2 | A 1 | A0 | A | Byte2 |

Table 2 Read data format

| A2 | A1 | A0 | Voltage input to P 1 |
| :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | $0.6 \mathrm{~V}_{C C}$ to 13.2 V |
| 0 | 1 | 1 | $0.45 \mathrm{~V}_{C C}$ to $0.6 \mathrm{~V}_{C C}$ |
| 0 | 1 | 0 | $0.3 \mathrm{~V}_{C C}$ to $0.45 \mathrm{~V}_{C C}$ |
| 0 | 0 | 1 | $0.15 \mathrm{~V}_{C C}$ to $0.3 \mathrm{~V}_{C C}$ |
| 0 | 0 | 0 | $0 \mathrm{~V}^{2}$ to $0.15 \mathrm{~V}_{C C}$ |

Table 3 ADC levels

| MA1 | MA0 | Voltage input to P7 |
| :---: | :---: | :---: |
| 0 | 0 | 0 V to $0.2 \mathrm{~V}_{\mathrm{CC}}$ |
| 0 | 1 | Always valid |
| 1 | 0 | $0.3 \mathrm{~V}_{\mathrm{CC}}$ to $0.7 \mathrm{~V}_{\mathrm{CC}}$ |
| 1 | 1 | $0.8 \mathrm{~V}_{\mathrm{CC}}$ to 13.2 V |

Table 4 Address selection

A
: Variable address bits (see Table 4)
CP : Charge Pump current select
T1 : Test mode selection
T0 : Charge pump disable
OS : Varactor drive Output disable Switch
P7, P6 : Control output port states
P3, P2, P1, P0
POR : Power On Reset indicator
FL : Phase lock detect flag
I2, I1, 10 : Digital information from ports P0, P2 and P3 respectively
A2, A1, A0 : 5-level ADC data from P1 (see Table 3)
X : Don't care

APPLICATION
A typical application is shown in Fig. 4. All input/output interface circuits are shown in Fig. 6.


Fig. 4 Typical application


Fig. 5 Typical input sensitivity


RF input


Ports P0-P3, P6 and P7


Reference oscillator


Loop amplifier


SCL and SDA inputs

Fig. 6 Input/output interface circuits


Fig. 7 Typical input impedance

## For more information about all Zarlink products visit our Web Site at

 www.zarlink.comInformation relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's $I^{2} \mathrm{C}$ components conveys a licence under the Philips $\mathrm{I}^{2} \mathrm{C}$ Patent rights to use these components in and $\mathrm{I}^{2} \mathrm{C}$ System, provided that the system conforms to the $\mathrm{I}^{2} \mathrm{C}$ Standard Specification as defined by Philips.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.
Copyright Zarlink Semiconductor Inc. All Rights Reserved.

TECHNICAL DOCUMENTATION - NOT FOR RESALE

