


**IN74ACT193**

**Pre-settable 4-Bit Binary UP/DOWN Counter**  
**High-Speed Silicon-Gate CMOS**


The IN74ACT193 is identical in pinout to the LS/ALS192, HC/HCT192. The IN74ACT193 may be used as a level converter for interfacing TTL or NMOS outputs to High Speed CMOS inputs.

The counter has two separate clock inputs, a Count Up Clock and Count Down Clock inputs. The direction of counting is determined by which input is clocked. The outputs change state synchronous with the LOW-to-HIGH transitions on the clock inputs. This counter may be preset by entering the desired data on the P<sub>0</sub>, P<sub>1</sub>, P<sub>2</sub>, P<sub>3</sub> input. When the Parallel Load input is taken low the data is loaded independently of either clock input. This feature allows the counters to be used as divide-by-n by modifying the count length with the preset inputs. In addition the counter can also be cleared. This is accomplished by inputting a high on the Master Reset input. All 4 internal stages are set to low independently of either clock input. Both a Terminal Count Down (TC<sub>D</sub>) and Terminal Count Up (TC<sub>U</sub>) Outputs are provided to enable cascading of both up and down counting functions. The TC<sub>D</sub> output produces a negative going pulse when the counter underflows and TC<sub>U</sub> outputs a pulse when the counter overflows. The counter can be cascaded by connecting the TC<sub>U</sub> and TC<sub>D</sub> outputs of one device to the Count Up Clock and Count Down Clock inputs, respectively, of the next device.


- TTL/NMOS Compatible Input Levels
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 4.5 to 5.5 V
- Low Input Current: 1.0 μA; 0.1 μA @ 25°C
- Outputs Source/Sink 24 mA



**PIN ASSIGNMENT**



**LOGIC DIAGRAM**



PIN 16 = V<sub>CC</sub>  
 PIN 8 = GND

**MAXIMUM RATINGS\***

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V <sub>IN</sub>	DC Input Voltage (Referenced to GND)	-0.5 to V <sub>CC</sub> +0.5	V
V <sub>OUT</sub>	DC Output Voltage (Referenced to GND)	-0.5 to V <sub>CC</sub> +0.5	V
I <sub>IN</sub>	DC Input Current, per Pin	±20	mA
I <sub>OUT</sub>	DC Output Sink/Source Current, per Pin	±50	mA
I <sub>CC</sub>	DC Supply Current, V <sub>CC</sub> and GND Pins	±50	mA
P <sub>D</sub>	Power Dissipation in Still Air, Plastic DIP+ SOIC Package +	750 500	mW
T <sub>stg</sub>	Storage Temperature	-65 to +150	°C
T <sub>L</sub>	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package)	260	°C

\*Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

+Derating - Plastic DIP: - 10 mW/°C from 65° to 125°C

SOIC Package: : - 7 mW/°C from 65° to 125°C

**RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min	Max	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)	4.5	5.5	V
V <sub>IN</sub> , V <sub>OUT</sub>	DC Input Voltage, Output Voltage (Referenced to GND)	0	V <sub>CC</sub>	V
T <sub>J</sub>	Junction Temperature (PDIP)		140	°C
T <sub>A</sub>	Operating Temperature, All Package Types	-40	+85	°C
I <sub>OH</sub>	Output Current - High		-24	mA
I <sub>OL</sub>	Output Current - Low		24	mA
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time * (except Schmitt Inputs)	V <sub>CC</sub> = 4.5 V 0	10 8.0	ns/V

\*V<sub>IN</sub> from 0.8 V to 2.0 V

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V<sub>IN</sub> and V<sub>OUT</sub> should be constrained to the range  $GND \leq (V_{IN} \text{ or } V_{OUT}) \leq V_{CC}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V<sub>CC</sub>). Unused outputs must be left open.

**DC ELECTRICAL CHARACTERISTICS**(Voltages Referenced to GND)

Symbol	Parameter	Test Conditions	V <sub>CC</sub> V	Guaranteed Limits		Unit
				25 °C	-40°C to 85°C	
V <sub>IH</sub>	Minimum High-Level Input Voltage	V <sub>OUT</sub> =0.1 V or V <sub>CC</sub> -0.1 V	4.5 5.5	2.0 2.0	2.0 2.0	V
V <sub>IL</sub>	Maximum Low - Level Input Voltage	V <sub>OUT</sub> =0.1 V or V <sub>CC</sub> -0.1 V	4.5 5.5	0.8 0.8	0.8 0.8	V
V <sub>OH</sub>	Minimum High-Level Output Voltage	I <sub>OUT</sub> ≤ -50 μA	4.5 5.5	4.4 5.4	4.4 5.4	V
		*V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> I <sub>OH</sub> = -24 mA I <sub>OH</sub> = -24 mA	4.5 5.5	3.86 4.86	3.76 4.76	
V <sub>OL</sub>	Maximum Low-Level Output Voltage	I <sub>OUT</sub> ≤ 50 μA	4.5 5.5	0.1 0.1	0.1 0.1	V
		*V <sub>IN</sub> = V <sub>IH</sub> I <sub>OL</sub> = 24 mA I <sub>OL</sub> = 24 mA	4.5 5.5	0.36 0.36	0.44 0.44	
I <sub>IN</sub>	Maximum Input Leakage Current	V <sub>IN</sub> = V <sub>CC</sub> or GND	5.5	±0.1	±1.0	μA
I <sub>OLD</sub>	+ Minimum Dynamic Output Current	V <sub>OLD</sub> = 1.65 V Max	5.5		75	mA
I <sub>OHD</sub>	+ Minimum Dynamic Output Current	V <sub>OHD</sub> = 3.85 V Min	5.5		-75	mA
I <sub>CC</sub>	Maximum Quiescent Supply Current (per Package)	V <sub>IN</sub> = V <sub>CC</sub> or GND	5.5	8.0	80	μA

\* All outputs loaded; thresholds on input associated with output under test.  
+ Maximum test duration 2.0 ms, one output loaded at a time.

**FUNCTION TABLE**

Inputs				Mode
MR	PL	CP <sub>U</sub>	CP <sub>D</sub>	
H	X	X	X	Reset(Asyn.)
L	L	X	X	Preset(Asyn.)
L	H		H	No Count
L	H		H	Count Up
L	H	H		Count Down
L	H	H		No Count

X = don't care

The IN74ACT193 is an UP/DOWN MODULO-16 Binary Counter.

Logic equations

For Terminal Count:

$$TC_U = \overline{Q_0} \cdot \overline{Q_1} \cdot \overline{Q_2} \cdot \overline{Q_3} \cdot \overline{CP_U}$$

$$TC_D = Q_0 \cdot Q_1 \cdot Q_2 \cdot Q_3 \cdot \overline{CP_D}$$

**AC ELECTRICAL CHARACTERISTICS**( $V_{CC}=5.0\text{ V} \pm 10\%$ ,  $C_L=50\text{pF}$ , Input  $t_r=t_f=3.0\text{ ns}$ )

Symbol	Parameter	Guaranteed Limits				Unit
		25 °C		-40°C to 85°C		
		Min	Max	Min	Max	
$f_{max}$	Maximum Clock Frequency (Figure 1)	100		80		MHz
$t_{PLH}$	Propagation Delay, $CP_U$ or $CP_D$ to $\overline{TC_U}$ or $\overline{TC_D}$ (Figure 2)		15		16.5	ns
$t_{PHL}$	Propagation Delay, $CP_U$ or $CP_D$ to $\overline{TC_U}$ or $\overline{TC_D}$ (Figure 2)		14		15.5	ns
$t_{PLH}$	Propagation Delay, $CP_U$ or $CP_D$ to $Q_n$ (Figure 1)		12		13.5	ns
$t_{PHL}$	Propagation Delay, $CP_U$ or $CP_D$ to $Q_n$ (Figure 1)		12		13.5	ns
$t_{PLH}$	Propagation Delay, $P_n$ to $Q_n$ (Figure 3)		12		13.5	ns
$t_{PHL}$	Propagation Delay, $P_n$ to $Q_n$ (Figure 3)		12		13.5	ns
$t_{PLH}$	Propagation Delay, $\overline{PL}$ to $Q_n$ (Figure 4)		12		13.5	ns
$t_{PHL}$	Propagation Delay, $\overline{PL}$ to $Q_n$ (Figure 4)		15		16.5	ns
$t_{PHL}$	Propagation Delay, $MR$ to $Q_n$ (Figure 5)		15		16.5	ns
$t_{PLH}$	Propagation Delay, $MR$ to $\overline{TC_U}$ (Figure 6)		14		15.5	ns
$t_{PHL}$	Propagation Delay, $MR$ to $\overline{TC_D}$ (Figure 6)		14		15.5	ns
$t_{PLH}$	Propagation Delay, $\overline{PL}$ to $\overline{TC_U}$ or $\overline{TC_D}$ (Figure 6)		15		16.5	ns
$t_{PHL}$	Propagation Delay, $\overline{PL}$ to $\overline{TC_U}$ or $\overline{TC_D}$ (Figure 6)		11		12.5	ns
$t_{PLH}$	Propagation Delay, $P_n$ to $\overline{TC_U}$ or $\overline{TC_D}$ (Figure 6)		15		16.5	ns
$t_{PHL}$	Propagation Delay, $P_n$ to $\overline{TC_U}$ or $\overline{TC_D}$ (Figure 6)		15		16.5	ns
$C_{IN}$	Maximum Input Capacitance	4.5		4.5		pF
$C_{PD}$	Power Dissipation Capacitance	Typical @25°C, $V_{CC}=5.0\text{ V}$				pF
		45				

**TIMING REQUIREMENTS** ( $C_L=50\text{pF}$ , Input  $t_r=t_f=3.0\text{ ns}$ ,  $V_{CC}=5.0\text{ V} \pm 10\%$ )

Symbol	Parameter	Guaranteed Limits		Unit
		25 °C	-40°C to 85°C	
$t_{su}$	Minimum Setup Time, $\overline{P_n}$ to $\overline{PL}$ (Figure 7)	8	9	ns
$t_h$	Minimum Hold Time, $\overline{PL}$ to $P_n$ (Figure 7)	-1.0	-1.0	ns
$t_w$	Minimum Pulse Width, $\overline{PL}$ (Figure 4)	14	15	ns
$t_w$	Minimum Pulse Width, $CP_U$ or $CP_D$ (Figure 1)	10	11	ns
$t_w$	Minimum Pulse Width, $MR$ (Figure 5)	12	14	ns
$t_{rec}$	Minimum Recovery Time, $\overline{PL}$ to $CP_U$ or $CP_D$ (Figure 5)	8	9	ns
$t_{rec}$	Minimum Recovery Time, $MR$ to $CP_U$ or $CP_D$ (Figure 5)	14	16	ns




Figure 1. Switching Waveforms




Figure 2. Switching Waveforms




Figure 3. Switching Waveforms




Figure 4. Switching Waveforms




Figure 5. Switching Waveforms




Figure 6. Switching Waveforms





Figure 7. Switching Waveforms

TIMING DIAGRAM



EXPANDED LOGIC DIAGRAM

