# IN74HC192


## Presettable BCD/Decade UP/DOWN Counter High-Performance Silicon-Gate CMOS

The IN74HC192 is identical in pinout to the LS/ALS192. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LS/ALSTTL outputs.

The counter has two separate clock inputs, a Count Up Clock and Count Down Clock inputs. The direction of counting is determined by which input is clocked. The outputs change state synchronous with the LOW-to-HIGH transitions on the clock inputs. This counter may be preset by entering the desired data on the P0, P1, P2, P3 input. When the Parallel Load input is taken low the data is loaded independently of either clock input. This feature allows the counters to be used as devide-by-n by modifying the count lenght with the preset inputs. In addition the counter can also be cleared. This is accomplished by inputting a high on the Master Reset input. All 4 internal stages are set to low independently of either clock input.Both a Terminal Count Down (TCD) and Terminal Count Up (TCU) Outputs are provided to enable cascading of both up and down counting functions. The TC<sub>D</sub> output produces a negative going pulse when the counter underflows and TCu outputs a pulse when the counter overflows. The counter can be cascaded by connecting the TCU and TCD outputs of one device to the Count Up Clock and Count Down Clock inputs, respectively, of the next device.


- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current:  $1.0 \ \mu A$
- High Noise Immunity Characteristic of CMOS Devices





PIN 16 =  $V_{CC}$ PIN 8 = GND





#### PIN ASSIGNMENT

			1	
P <sub>1</sub> [	1 •	16	þ	v <sub>cc</sub>
Q <sub>1</sub> [	2	15	þ	P <sub>0</sub>
Q <sub>0</sub> [	3	14	þ	MR
CPD	4	13	þ	$\overline{\text{TC}}_D$
ср <sub>U</sub> [	5	12	þ	$\overline{TC}_U$
$Q_2$ [	6	11	þ	PL
Q <sub>3</sub> [	7	10	þ	P <sub>2</sub>
GND	8	9	þ	P <sub>3</sub>

Symbol	Parameter	Value	Unit
Vcc	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
Vin	DC Input Voltage (Referenced to GND)	-1.5 to Vcc +1.5	V
Vout	DC Output Voltage (Referenced to GND)	-0.5 to Vcc +0.5	V
Iin	DC Input Current, per Pin	±20	mA
Iout	DC Output Current, per Pin	±25	mA
Icc	DC Supply Current, Vcc and GND Pins	±50	mA
PD	Power Dissipation in Still Air, Plastic DIP+ SOIC Package+	750 500	mW
Tstg	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package)	260	°C

\*Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

+Derating - Plastic DIP: - 10 mW/°C from 65° to 125°C

SOIC Package: : - 7 mW/°C from 65° to 125°C

#### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)		6.0	V
VIN, VOUT	DC Input Voltage, Output Voltage (Referenced to GND)	0	Vcc	V
TA	Operating Temperature, All Package Types	-55	+125	°C
tr, tf	Input Rise and Fall Time (Figure 1) $V_{CC} = 2.0 V$ $V_{CC} = 4.5 V$ $V_{CC} = 6.0 V$	0 0 0	1000 500 400	ns

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation,  $V_{IN}$  and  $V_{OUT}$  should be constrained to the range GND $\leq$ ( $V_{IN}$  or  $V_{OUT}$ ) $\leq$ Vcc.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or  $V_{\rm CC}$ ). Unused outputs must be left open.



			Vcc Guaranteed Limit		Limit		
Symbol	Parameter	Test Conditions	V	25 °C to -55°C	≤85 °C	≤125 °C	Unit
Vih	Minimum High- Level Input Voltage	Vout=0.1 V or Vcc-0.1 V   Iout  $\leq 20 \ \mu A$	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
Vil	Maximum Low - Level Input Voltage	$V_{OUT} = 0.1 V \text{ or } V_{CC} = 0.1 V$ $ I_{OUT}  \le 20 \mu A$	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V
Vон	Minimum High- Level Output Voltage	$ \begin{array}{l} V_{\rm IN} \!=\! V_{\rm IH} \mbox{ or } V_{\rm IL} \\   \mbox{ Iourl}   \le 20 \ \mu A \end{array} $	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		$ \begin{array}{l} V_{IN} = V_{IH} \text{ or } V_{IL} \\   \text{ Iour}   &\leq 4.0 \text{ mA} \\   \text{ Iour}   &\leq 5.2 \text{ mA} \end{array} $	4.5 6.0	3.98 5.48	3.84 5.34	3.7 5.2	
Vol	Maximum Low- Level Output Voltage		2.0 4.5 6.0	$0.1 \\ 0.1 \\ 0.1$	$0.1 \\ 0.1 \\ 0.1$	$0.1 \\ 0.1 \\ 0.1$	V
			4.5 6.0	0.26 0.26	0.33 0.33	0.4 0.4	
Iin	Maximum Input Leakage Current	V <sub>IN</sub> =V <sub>CC</sub> or GND	6.0	±0.1	±1.0	±1.0	μΑ
Icc	Maximum Quiescent Supply Current (per Package)	$V_{IN} = V_{CC}$ or GND Iout=0 $\mu$ A	6.0	8.0	80	160	μΑ

### DC ELECTRICAL CHARACTERISTICS(Voltages Referenced to GND)

#### **FUNCTION TABLE**

Inputs			Mode	
MR	PL	CPU	CPD	
Н	Х	Х	Х	Reset(Asyn.)
L	L	Х	Х	Preset(Asyn.)
L	Н	$\sim$	Н	No Count
L	Н		Н	Count Up
L	Н	Н	$\langle$	Count Down
L	Н	Н	$\sim$	No Count

X = don't care

The IN74HC192 can be preset to any state, but will not count beyond 9. If preset to state 10, 11, 12, 13, 14 or 15, it will follow the sequence 10, 11, 6: 12, 13, 4: 14, 15, 2 if counting Up, and follow the sequence 15, 14, 13, 12, 11, 10, 9 if counting Down.



		Vcc	Guaranteed Limit			
Symbol	Parameter	V	25 °C to -55°C	≤85°C	≤125°C	Unit
fmax	Minimum Clock Frequency (50% Duty Cycle) (Figures 1 and 6)	2.0 4.5 6.0	12 36 43	3.2 16 19	2.6 13 15	MHz
tplh, tphl	Maximum Propagation Delay, Clock to Q (Figures 1 and 6)	2.0 4.5 6.0	215 43 37	270 54 46	325 65 55	ns
tplh, tphl	Maximum Propagation Delay, PL to Q (Figures 3 and 6)	2.0 4.5 6.0	215 43 37	270 54 46	325 65 55	ns
tplh, tphl	Maximum Propagation Delay, Clock to Terminal Count (Figures 2 and 6)	2.0 4.5 6.0	125 25 21	155 31 26	190 38 32	ns
ttlh, tthl	Maximum Output Transition Time, Any Output (Figures 1 and 6)	2.0 4.5 6.0	75 15 13	95 20 18	110 23 20	ns
Cin	Maximum Input Capacitance	-	10	10	10	pF


## AC ELECTRICAL CHARACTERISTICS(CL=50pF,Input tr=tf=6.0 ns)

	Power Dissipation Capacitance (Per Package)	Typical @25°C,Vcc=5.0 V	
Cpd	Used to determine the no-load dynamic power consumption: $P_D = C_{PD}V_{CC}^2f + I_{CC}V_{CC}$	60	pF

## TIMING REQUIREMENTS(CL=50pF,Input tr=tf=6.0 ns)

		Vcc	Guaranteed Limit			
Symbol	Parameter	V	25 °C to -55°C	≤85°C	≤125°C	Unit
tsu	Minimum Setup Time, Pn to PL	2.0	100	125	150	ns
	(Figure 4)	4.5	20	35	30	
		6.0	18	22	26	
th	Minimum Hold Time, Pn to PL	2.0	0	0	0	ns
	(Figure 4)	4.5	0	0	0	
		6.0	0	0	0	
tw	Minimum Pulse Width, Clock	2.0	150	190	225	ns
	(Figure 1)	4.5	30	38	45	
		6.0	26	33	38	
tw	Minimum Pulse Width, PL	2.0	100	125	150	ns
	(Figure 3)	4.5	20	25	30	
		6.0	17	26	26	
tw	Minimum Pulse Width, MR	2.0	100	125	150	ns
	(Figure 5)	4.5	20	25	30	
		6.0	17	26	26	
tr, tr	Minimum Input Rise and Fall Times	2.0	100	100	100	ns
-	(Figure 1)	4.5	500	500	500	
		6.0	400	400	400	











Figure 2. Switching Waveforms






Figure 3. Switching Waveforms

Figure 4. Switching Waveforms






Figure 5. Switching Waveforms



\*Includes all probe and jig capacitance.


**Figure 6. Test Circuit** 





## TIMING DIAGRAM





## EXPANDED LOGIC DIAGRAM

