

## 54F/74F651 • 54F/74F652 Transceivers/Registers

### General Description

These devices consist of bus transceiver circuits with D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes to HIGH logic level. Output Enable pins (OEAB, OEBA) are provided to control the transceiver function.

### Features

- Independent registers for A and B buses
- Multiplexed real-time and stored data
- Choice of non-inverting and inverting data paths
  - 'F651 inverting
  - 'F652 non-inverting
- Guaranteed 4000V minimum ESD protection


| Commercial        | Military           | Package Number | Package Description                               |
|-------------------|--------------------|----------------|---|
| 74F651SPC         |                    | N24C           | 24-Lead (0.300" Wide) Molded Dual-In-Line         |
|                   | 54F651SDM (Note 2) | J24F           | 24-Lead (0.300" Wide) Ceramic Dual-In-Line        |
| 74F651SC (Note 1) |                    | M24B           | 24-Lead (0.300" Wide) Molded Small Outline, JEDEC |
|                   | 54F651FM (Note 2)  | W24C           | 24-Lead Cerpack                                   |
|                   | 54F651LM (Note 2)  | E28A           | 24-Lead Ceramic Leadless Chip Carrier, Type C     |
| 74F652SPC         |                    | N24C           | 24-Lead (0.300" Wide) Molded Dual-In-Line         |
|                   | 54F652SDM (Note 2) | J24F           | 24-Lead (0.300" Wide) Ceramic Dual-In-Line        |
| 74F652SC (Note 1) |                    | M24B           | 24-Lead (0.300" Wide) Molded Small Outline, JEDEC |
|                   | 54F652FM (Note 2)  | W24C           | 24-Lead Cerpack                                   |
|                   | 54F652LM (Note 2)  | E28A           | 24-Lead Ceramic Leadless Chip Carrier, Type C     |

**Note 1:** Devices also available in 13" reel. Use suffix = SCX

**Note 2:** Military grade device with environmental and burn-in processing. Use suffix = DMQB, FMQB and LMQB


### Connection Diagrams

**Pin Assignment  
DIP, SOIC and Flatpak**



TL/F/9581-3





**Pin Assignment  
for LCC**



TL/F/9581-4

TRI-STATE® is a registered trademark of National Semiconductor Corporation.


## Logic Symbols



## Unit Loading/Fan Out


| Pin Names   | Description                           | 54F/74F                   |   |
|---|---------------------------------------|---------------------------|---|
|   |                                       | U.L.<br>HIGH/LOW          | Input $I_{IH}/I_{IL}$<br>Output $I_{OH}/I_{OL}$ |
| A <sub>0</sub> -A <sub>7</sub> , B <sub>0</sub> -B <sub>7</sub> | A and B Inputs/<br>TRI-STATE® Outputs | 1.0/1.0<br>600/106.6 (80) | 20 $\mu$ A/ -0.6 mA<br>-12 mA/64 mA (48 mA)     |
| CPAB, CPBA  | Clock Inputs                          | 1.0/1.0                   | 20 $\mu$ A/ -0.6 mA                             |
| SAB, SBA  | Select Inputs                         | 1.0/1.0                   | 20 $\mu$ A/ -0.6 mA                             |
| OEAB, OEBA  | Output Enable Inputs                  | 1.0/1.0                   | 20 $\mu$ A/ -0.6 mA                             |

## Logic Diagrams



TL/F/9581-5

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.



TL/F/9581-12

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

## Functional Description

In the transceiver mode, data present at the HIGH impedance port may be stored in either the A or B register or both. The select (SAB, SBA) controls can multiplex stored and real-time.

The examples in *Figure 1* demonstrate the four fundamental bus-management functions that can be performed with the Octal bus transceivers and receivers.

Data on the A or B data bus, or both can be stored in the internal D flip-flop by LOW to HIGH transitions at the appro-

appropriate Clock Inputs (CPAB, CPBA) regardless of the Select or Output Enable Inputs. When SAB and SBA are in the real time transfer mode, it is also possible to store data without using the internal D flip-flops by simultaneously enabling OEAB and OEBA. In this configuration each Output reinforces its Input. Thus when all other data sources to the two sets of bus lines are in a HIGH impedance state, each set of bus lines will remain at its last state.




FIGURE 1

| Inputs |      |        |        |     |     | Inputs/Outputs (Note 1)            |                                    | Operating Mode                                    |
|--------|------|--------|--------|-----|-----|------------------------------------|------------------------------------|---|
| OEAB   | OEBA | CPAB   | CPBA   | SAB | SBA | A <sub>0</sub> thru A <sub>7</sub> | B <sub>0</sub> thru B <sub>7</sub> |   |
| L      | H    | H or L | H or L | X   | X   | Input                              | Input                              | Isolation   |
| L      | H    | ↗      | ↗      | X   | X   |                                    |                                    | Store A and B Data                                |
| X      | H    | ↗      | H or L | X   | X   | Input                              | Not Specified                      | Store A, Hold B                                   |
| H      | H    | ↗      | ↗      | X   | X   | Input                              | Output                             | Store A in Both Registers                         |
| L      | X    | H or L | ↗      | X   | X   | Not Specified                      | Input                              | Hold A, Store B                                   |
| L      | L    | ↗      | ↗      | X   | X   | Output                             | Input                              | Store B in Both Registers                         |
| L      | L    | X      | X      | X   | L   | Output                             | Input                              | Real-Time B Data to A Bus                         |
| L      | L    | X      | H or L | X   | H   |                                    |                                    | Store B Data to A Bus                             |
| H      | H    | X      | X      | L   | X   | Input                              | Output                             | Real-Time A Data to B Bus                         |
| H      | H    | H or L | X      | H   | X   |                                    |                                    | Stored A Data to B Bus                            |
| H      | L    | H or L | H or L | H   | H   | Output                             | Output                             | Stored A Data to B Bus and Stored B Data to A Bus |

H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Immaterial  
↗ = LOW to HIGH Clock Transition

**Note 1:** The data output functions may be enabled or disabled by various signals at OEAB or OEBA inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every LOW to HIGH transition on the clock inputs.

## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

|   |                   |
|---|-------------------|
| Storage Temperature                         | -65°C to +150°C   |
| Ambient Temperature under Bias              | -55°C to +125°C   |
| Junction Temperature under Bias             | -55°C to +175°C   |
| Plastic                                     | -55°C to +150°C   |
| V <sub>CC</sub> Pin Potential to Ground Pin | -0.5V to +7.0V    |
| Input Voltage (Note 2)                      | -0.5V to +7.0V    |
| Input Current (Note 2)                      | -30 mA to +5.0 mA |

**Note 1:** Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

**Note 2:** Either voltage limit or current limit is sufficient to protect inputs.

|   |                                      |
|---|--------------------------------------|
| Voltage Applied to Output in HIGH State (with V <sub>CC</sub> = 0V) |                                      |
| Standard Output   | -0.5V to V <sub>CC</sub>             |
| TRI-STATE Output  | -0.5V to +5.5V                       |
| Current Applied to Output in LOW State (Max)                        | twice the rated I <sub>OL</sub> (mA) |
| ESD Last Passing Voltage (Min)                                      | 4000V                                |

## Recommended Operating Conditions

|                              |                 |
|------------------------------|-----------------|
| Free Air Ambient Temperature |                 |
| Military                     | -55°C to +125°C |
| Commercial                   | 0°C to +70°C    |
| Supply Voltage               |                 |
| Military                     | +4.5V to +5.5V  |
| Commercial                   | +4.5V to +5.5V  |

## DC Electrical Characteristics

| Symbol                             | Parameter                          | 54F/74F  |            |              | Units | V <sub>CC</sub> | Conditions   |
|------------------------------------|------------------------------------|--|------------|--------------|-------|-----------------|--|
|                                    |                                    | Min  | Typ        | Max          |       |                 |  |
| V <sub>IH</sub>                    | Input HIGH Voltage                 | 2.0  |            |              | V     |                 | Recognized as a HIGH Signal  |
| V <sub>IL</sub>                    | Input LOW Voltage                  |  |            | 0.8          | V     |                 | Recognized as a LOW Signal   |
| V <sub>CD</sub>                    | Input Clamp Diode Voltage          |  |            | -1.2         | V     | Min             | I <sub>IN</sub> = -18 mA (Non I/O Pins)  |
| V <sub>OH</sub>                    | Output HIGH Voltage                | 54F 10% V <sub>CC</sub><br>74F 10% V <sub>CC</sub> | 2.0<br>2.0 |              | V     | Min             | I <sub>OH</sub> = -12 mA (A <sub>n</sub> , B <sub>n</sub> )<br>I <sub>OH</sub> = -15 mA (A <sub>n</sub> , B <sub>n</sub> ) |
| V <sub>OL</sub>                    | Output LOW Voltage                 | 54F 10% V <sub>CC</sub><br>74F 10% V <sub>CC</sub> |            | 0.55<br>0.55 | V     | Min             | I <sub>OL</sub> = 48 mA (A <sub>n</sub> , B <sub>n</sub> )<br>I <sub>OL</sub> = 64 mA (A <sub>n</sub> , B <sub>n</sub> )   |
| I <sub>IH</sub>                    | Input HIGH Current                 | 54F<br>74F   |            | 20.0<br>5.0  | μA    | Max             | V <sub>IN</sub> = 2.7V (Non I/O Pins)  |
| I <sub>BVI</sub>                   | Input HIGH Current Breakdown Test  | 54F<br>74F   |            | 100<br>7.0   | μA    | Max             | V <sub>IN</sub> = 7.0V   |
| I <sub>BVIT</sub>                  | Input HIGH Current Breakdown (I/O) | 54F<br>74F   |            | 1.0<br>0.5   | mA    | Max             | V <sub>IN</sub> = 5.5V (A <sub>n</sub> , B <sub>n</sub> )  |
| I <sub>CEX</sub>                   | Output HIGH Leakage Current        | 54F<br>74F   |            | 250<br>50    | μA    | Max             | V <sub>OUT</sub> = V <sub>CC</sub>   |
| V <sub>ID</sub>                    | Input Leakage Test                 | 74F  | 4.75       |              | V     | 0.0             | I <sub>ID</sub> = 1.9 μA<br>All Other Pins Grounded  |
| I <sub>OD</sub>                    | Output Leakage Circuit Current     | 74F  |            | 3.75         | μA    | 0.0             | V <sub>I<sub>OD</sub></sub> = 150 mV<br>All Other Pins Grounded  |
| I <sub>IL</sub>                    | Input LOW Current                  |  |            | -0.6         | mA    | Max             | V <sub>IN</sub> = 0.5V (Non I/O Pins)  |
| I <sub>IH</sub> + I <sub>OZH</sub> | Output Leakage Current             |  |            | 70           | μA    | Max             | V <sub>OUT</sub> = 2.7V (A <sub>n</sub> , B <sub>n</sub> )   |
| I <sub>IL</sub> + I <sub>OZL</sub> | Output Leakage Current             |  |            | -650         | μA    | Max             | V <sub>OUT</sub> = 0.5V (A <sub>n</sub> , B <sub>n</sub> )   |
| I <sub>OS</sub>                    | Output Short-Circuit Current       |  | -100       | -225         | mA    | Max             | V <sub>OUT</sub> = 0V  |
| I <sub>ZZ</sub>                    | Bus Drainage Test                  |  |            | 500          | μA    | 0.0V            | V <sub>OUT</sub> = 5.25V   |
| I <sub>CCH</sub>                   | Power Supply Current               |  | 105        | 135          | mA    | Max             | V <sub>O</sub> = HIGH  |
| I <sub>CCL</sub>                   | Power Supply Current               |  | 118        | 150          | mA    | Max             | V <sub>O</sub> = LOW   |
| I <sub>CCZ</sub>                   | Power Supply Current               |  | 115        | 150          | mA    | Max             | V <sub>O</sub> = HIGH Z  |

## AC Electrical Characteristics


| Symbol                               | Parameter                                 | 74F  |     | 54F  |      | 74F  |     | Units |
|--------------------------------------|---|--|-----|--|------|--|-----|-------|
|                                      |   | $T_A = +25^\circ\text{C}$<br>$V_{CC} = +5.0\text{V}$<br>$C_L = 50\text{ pF}$ |     | $T_A, V_{CC} = \text{Mil}$<br>$C_L = 50\text{ pF}$ |      | $T_A, V_{CC} = \text{Com}$<br>$C_L = 50\text{ pF}$ |     |       |
|                                      |   | Min  | Max | Min  | Max  | Min  | Max |       |
| $f_{\text{max}}$                     | Max. Clock Frequency                      | 90   |     | 75   |      | 90   |     | MHz   |
| $t_{\text{PLH}}$<br>$t_{\text{PHL}}$ | Propagation Delay<br>Clock to Bus         | 2.0  | 7.0 | 2.0  | 8.5  | 2.0  | 8.0 | ns    |
| $t_{\text{PLH}}$<br>$t_{\text{PHL}}$ | Propagation Delay<br>Bus to Bus ('F651)   | 2.0  | 8.5 | 1.0  | 9.0  | 2.0  | 9.0 |       |
| $t_{\text{PLH}}$<br>$t_{\text{PHL}}$ | Propagation Delay<br>Bus to Bus ('F652)   | 1.0  | 7.0 | 1.0  | 8.0  | 1.0  | 7.5 | ns    |
| $t_{\text{PLH}}$<br>$t_{\text{PHL}}$ | Propagation Delay<br>SBA or SAB to A or B | 2.0  | 8.5 | 2.0  | 11.0 | 2.0  | 9.5 |       |
|                                      |   | 2.0  | 8.0 | 2.0  | 10.0 | 2.0  | 9.0 | ns    |


## AC Operating Requirements

| Symbol                               | Parameter                                | 74F  |      | 54F                        |      | 74F                        |      | Units |
|--------------------------------------|--|--|------|----------------------------|------|----------------------------|------|-------|
|                                      |  | $T_A = +25^\circ\text{C}$<br>$V_{CC} = +5.0\text{V}$ |      | $T_A, V_{CC} = \text{Mil}$ |      | $T_A, V_{CC} = \text{Com}$ |      |       |
|                                      |  | Min  | Max  | Min                        | Max  | Min                        | Max  |       |
| $t_{\text{PZH}}$<br>$t_{\text{PZL}}$ | Enable Time<br>*OEBA to A                | 2.0  | 9.5  | 2.0                        | 10.0 | 2.0                        | 10.0 | ns    |
| $t_{\text{PHZ}}$<br>$t_{\text{PLZ}}$ | Disable Time<br>*OEBA to A               | 1.0  | 7.5  | 1.0                        | 9.0  | 1.0                        | 8.0  |       |
| $t_{\text{PZH}}$<br>$t_{\text{PZL}}$ | Enable Time<br>OEAB to B                 | 2.0  | 9.5  | 2.0                        | 10.0 | 2.0                        | 10.0 |       |
| $t_{\text{PHZ}}$<br>$t_{\text{PLZ}}$ | Disable Time<br>OEAB to B                | 2.0  | 9.0  | 1.0                        | 9.0  | 2.0                        | 10.0 | ns    |
|                                      |  | 2.0  | 10.5 | 1.0                        | 12.0 | 2.0                        | 11.0 |       |
| $t_s(\text{H})$<br>$t_s(\text{L})$   | Setup Time, HIGH or<br>LOW, Bus to Clock | 5.0  |      | 5.0                        |      | 5.0                        |      | ns    |
| $t_h(\text{H})$<br>$t_h(\text{L})$   | Hold Time, HIGH or<br>LOW, Bus to Clock  | 2.0  |      | 2.5                        |      | 2.0                        |      | ns    |
| $t_w(\text{H})$<br>$t_w(\text{L})$   | Clock Pulse Width<br>HIGH or LOW         | 5.0  |      | 5.0                        |      | 5.0                        |      | ns    |
|                                      |  | 5.0  |      | 5.0                        |      | 5.0                        |      | ns    |



## Ordering Information

The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:






**Physical Dimensions** inches (millimeters)






**Physical Dimensions** inches (millimeters) (Continued)




**24 Lead (0.300" Wide) Molded Small Outline Package, JEDEC (S)  
NS Package Number M24B**



**24 Lead (0.300" Wide) Molded Dual-In-Line Package (SP)  
NS Package Number N24C**

**Physical Dimensions** inches (millimeters) (Continued)



**LIFE SUPPORT POLICY**

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor Corporation**  
 2900 Semiconductor Drive  
 P.O. Box 58090  
 Santa Clara, CA 95052-8090  
 Tel: 1(800) 272-9959  
 TWX: (910) 339-9240

**National Semiconductor GmbH**  
 Livry-Gargan-Str. 10  
 D-82256 Fürstenfeldbruck  
 Germany  
 Tel: (81-41) 35-0  
 Telex: 527849  
 Fax: (81-41) 35-1

**National Semiconductor Japan Ltd.**  
 Sumitomo Chemical  
 Engineering Center  
 Bldg. 7F  
 1-7-1, Nakase, Mihama-Ku  
 Chiba-City,  
 Chiba Prefecture 261  
 Tel: (043) 299-2300  
 Fax: (043) 299-2500

**National Semiconductor Hong Kong Ltd.**  
 13th Floor, Straight Block,  
 Ocean Centre, 5 Canton Rd.  
 Tsimshatsui, Kowloon  
 Hong Kong  
 Tel: (852) 2737-1600  
 Fax: (852) 2736-9960

**National Semicondutores Do Brazil Ltda.**  
 Rue Deputado Lacorda Franco  
 120-3A  
 Sao Paulo-SP  
 Brazil 05418-000  
 Tel: (55-11) 212-5066  
 Telex: 391-1131931 NSBR BR  
 Fax: (55-11) 212-1181

**National Semiconductor (Australia) Pty. Ltd.**  
 Building 16  
 Business Park Drive  
 Monash Business Park  
 Nottinghill, Melbourne  
 Victoria 3168 Australia  
 Tel: (3) 558-9999  
 Fax: (3) 558-9998

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.