FAIRCHILD

SEMICONDUCTOR ™

March 1988
Revised January 2004

74F646
Octal Transceiver/Register with 3-STATE Outputs

General Description

These devices consist of bus transceiver circuits with 3-STATE, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes to a high logic level. Control $\overline{G}$ and direction pins are provided to control the transceiver function. In the transceiver mode, data present at the high impedance port may be stored in either the A or the B register or in both. The select controls can multiplex stored and real-time (transparent mode) data. The direction control determines which bus will receive data when the enable control $\overline{G}$ is Active LOW. In the isolation mode (control $\overline{G}$ HIGH), A data may be stored in the B register and/or B data may be stored in the A register.

Features

- Independent registers for A and B buses
- Multiplexed real-time and stored data
- 74F646 has non-inverting data paths
- 3-STATE outputs
- 300 mil slim DIP

Ordering Code:

Order Number	Package Number	Package Description
74F646SC	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74F646MSA	MSA24	24-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide
74F646SPC	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbols

IEEE/IEC

Connection Diagram

© 2004 Fairchild Semiconductor Corporation   DS009580   www.fairchildsemi.com

Unit Loading/Fan Out

Pin Names	Description	U.L. HIGH/LOW	Input I_{IH}/I_{IL} Output I_{OH}/I_{OL}
A_0–A_7	Data Register A Inputs/	3.5/1.083	70 µA/–650 µA
	3-STATE Outputs	600/106.6 (80)	–12 mA/64 mA (48 mA)
B_0–B_7	Data Register B Inputs/	3.5/1.083	70 µA/–650 µA
	3-STATE Outputs	600/106.6 (80)	–12 mA/64 mA (48 mA)
CPAB, CPBA	Clock Pulse Inputs	1.0/1.0	20 µA/–0.6 mA
SAB, SBA	Select Inputs	1.0/1.0	20 µA/–0.6 mA
$\overline{G}$	Output Enable Input	1.0/1.0	20 µA/–0.6 mA
DIR	Direction Control Input	1.0/1.0	20 µA/–0.6 mA

Function Table

Inputs						Data I/O (Note 1)		Function
$\overline{G}$	DIR	CPAB	CPBA	SAB	SBA	A_0–A_7	B_0–B_7	
H	X	H or L	H or L	X	X			Isolation
H	X	╱	X	X	X	Input	Input	Clock A_n Data into A Register
H	X	X	╱	X	X			Clock B_n Data into B Register
L	H	X	X	L	X			A_n to B_n—Real Time (Transparent Mode)
L	H	╱	X	L	X	Input	Output	Clock A_n Data into A Register
L	H	H or L	X	H	X			A Register to B_n (Stored Mode)
L	H	╱	X	H	X			Clock A_n Data into A Register and Output to B_n
L	L	X	X	X	L			B_n to A_n—Real Time (Transparent Mode)
L	L	X	╱	X	L	Output	Input	Clock B_n Data into B Register
L	L	X	H or L	X	H			B Register to A_n (Stored Mode)
L	L	X	╱	X	H			Clock B_n Data into B Register and Output to A_n

H = HIGH Voltage Level   L = LOW Voltage Level   X = Irrelevant   ╱ = LOW-to-HIGH Transition

Note 1: The data output functions may be enabled or disabled by various signals at the $\overline{G}$ and DIR Inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every LOW-to-HIGH transition of the clock inputs.

Logic Diagram

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 2)

Storage Temperature	−65°C to +150°C
Ambient Temperature under Bias	−55°C to +125°C
Junction Temperature under Bias	−55°C to +150°C
V_{CC} Pin Potential to Ground Pin	−0.5V to +7.0V
Input Voltage (Note 3)	−0.5V to +7.0V
Input Current (Note 3)	−30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with V_{CC} = 0V)	
Standard Output	−0.5V to V_{CC}
3-STATE Output	−0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I_{OL} (mA)
ESD Last Passing Voltage (Min)	4000V

Recommended Operating Conditions

Free Air Ambient Temperature	0°C to +70°C
Supply Voltage	+4.5V to +5.5V

Note 2: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

**Note 3:** Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Parameter	Min	Typ	Max	Units	V_{CC}	Conditions
V_{IH}	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
V_{IL}	Input LOW Voltage			0.8	V		Recognized as a LOW Signal
V_{CD}	Input Clamp Diode Voltage			−1.2	V	Min	I_{IN} = −18 mA (Non I/O Pins)
V_{OH}	Output HIGH 10% V_{CC} Voltage	2.0			V	Min	I_{OH} = −15 mA (A_n, B_n)
V_{OL}	Output LOW 10% V_{CC} Voltage			0.55	V	Min	I_{OL} = 64 mA (A_n, B_n)
I_{IH}	Input HIGH Current			5.0	μA	Max	V_{IN} = 2.7V (Non I/O Pins)
I_{BVI}	Input HIGH Current Breakdown Test			7.0	μA	Max	V_{IN} = 7.0V (Non I/O Pins)
I_{BVIT}	Input HIGH Current Breakdown (I/O)			0.5	mA	Max	V_{IN} = 5.5V (A_n, B_n)
I_{CEX}	Output HIGH Leakage Current			50	μA	Max	V_{OUT} = V_{CC}
V_{ID}	Input Leakage Test	4.75			V	0.0	I_{ID} = 1.9 μA All Other Pins Grounded
I_{OD}	Output Leakage Circuit Current			3.75	μA	0.0	V_{IOD} = 150 mV All Other Pins Grounded
I_{IL}	Input LOW Current			−0.6	mA	Max	V_{IN} = 0.5V (Non I/O Pins)
$I_{IH} + I_{OZH}$	Output Leakage Current			70	μA	Max	V_{OUT} = 2.7V (A_n, B_n)
$I_{IL} + I_{OZL}$	Output Leakage Current			−650	μA	Max	V_{OUT} = 0.5V (A_n, B_n)
I_{OS}	Output Short-Circuit Current	−100		−225	mA	Max	V_{OUT} = 0V
I_{ZZ}	Bus Drainage Test			500	μA	0.0V	V_{OUT} = 5.25V
I_{CCH}	Power Supply Current			135	mA	Max	V_O = HIGH
I_{CCL}	Power Supply Current			150	mA	Max	V_O = LOW
I_{CCZ}	Power Supply Current			150	mA	Max	V_O = HIGH Z

www.fairchildsemi.com

AC Electrical Characteristics

Symbol	Parameter	$T_A = +25°C$ $V_{CC} = +5.0V$ $C_L = 50$ pF		$T_A = -55°C$ to $+125°C$ $V_{CC} = +5.0V$ $C_L = 50$ pF		$T_A = 0°C$ to $+70°C$ $V_{CC} = +5.0V$ $C_L = 50$ pF		Units
		Min	Max	Min	Max	Min	Max	
f_{MAX}	Maximum Clock Frequency	90		75		90		MHz
t_{PLH}	Propagation Delay	2.0	7.0	2.0	8.5	2.0	8.0	ns
t_{PHL}	Clock to Bus	2.0	8.0	2.0	9.5	2.0	9.0	
t_{PLH}	Propagation Delay	1.0	7.0	1.0	8.0	1.0	7.5	ns
t_{PHL}	Bus to Bus	1.0	6.5	1.0	8.0	1.0	7.0	
t_{PLH}	Propagation Delay	2.0	8.5	2.0	11.0	2.0	9.5	ns
t_{PHL}	SBA or SAB to A or B	2.0	8.0	2.0	10.0	2.0	9.0	
t_{PZH}	Enable Time	2.0	8.5	2.0	10.0	2.0	9.0	ns
t_{PZL}	$\overline{OE}$ to A or B	2.0	12.0	2.0	13.5	2.0	12.5	
t_{PHZ}	Disable Time	1.0	7.5	1.0	9.0	1.0	8.5	ns
t_{PLZ}	$\overline{OE}$ to A or B	2.0	9.0	2.0	11.0	2.0	9.5	
t_{PZH}	Enable Time	2.0	14.0	2.0	16.0	2.0	15.0	ns
t_{PZL}	DIR to A or B	2.0	13.0	2.0	15.0	2.0	14.0	
t_{PHZ}	Disable Time	1.0	9.0	1.0	10.0	1.0	9.5	ns
t_{PLZ}	DIR to A or B	2.0	11.0	2.0	12.0	2.0	11.5	

AC Operating Requirements

Symbol	Parameter	$T_A = +25°C$ $V_{CC} = +5.0V$		$T_A = -55°C$ to $+125°C$ $V_{CC} = +5.0V$		$T_A = 0°C$ to $+70°C$ $V_{CC} = +5.0V$		Units
		Min	Max	Min	Max	Min	Max	
$t_S(H)$	Setup Time, HIGH or LOW	5.0		5.0		5.0		ns
$t_S(L)$	Bus to Clock	5.0		5.0		5.0		
$t_H(H)$	Hold Time, HIGH or LOW	2.0		2.5		2.0		ns
$t_H(L)$	Bus to Clock	2.0		2.5		2.0		
$t_W(H)$	Clock Pulse Width	5.0		5.0		5.0		ns
$t_W(L)$	HIGH or LOW	5.0		5.0		5.0		

Physical Dimensions inches (millimeters) unless otherwise noted


**24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
Package Number M24B**

**24-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide
Package Number MSA24**

www.fairchildsemi.com

74F646 Octal Transceiver/Register with 3-STATE Outputs

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

0.092
(2.337)
(2 PLS)

1.243 − 1.270
(31.57 − 32.26)
MAX

PIN NO. 1
IDENT

0.032
(0.813)
RAD
OPTION 2

0.260 ± 0.005
(6.604 ± 0.127)

OPTION 2

0.062
(1.575)
RAD

EJECTOR PINS
OPTIONAL

0.300 − 0.320
(7.62 − 8.128)

0.009 − 0.015
(0.229 − 0.381)

95° ± 5°

0.280
(7.112)
MIN

0.325 +0.040 −0.015
(8.255 +1.016 −0.381)

0.065
(1.651)

0.075 ± 0.015
(1.905 ± 0.381)

0.100 ± 0.010
(2.54 ± 0.254)
TYP

0.040
(1.016)
TYP

0.130 ± 0.005
(3.302 ± 0.127)

0.020
(0.508)
MIN

0.145 − 0.200
(3.683 − 5.080)

0.018 ± 0.003
(0.457 ± 0.076)
TYP

0.125 − 0.145
(3.175 − 3.556)
MIN

90° ± 4° TYP

N24C (REV F)

24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Package Number N24C

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com