

CML Semiconductor Products PRODUCT INFORMATION

FX429 Band III FFSK Modem for Trunked Radio Systems


Publication D/429/6 July 1994

Features/Applications

- Band III and General Purpose Trunked Radio Applications
- Full-Duplex 1200 Baud Operation
- High Intelligence
 - **Error Checking in Receive**
- Error Check Word Generation

• Frame SYNC and SYNT Detection

- Preamble Generation
- µProcessor Compatible Interface
- Carrier Detection On-Chip
- Low Power Consumption
- General Purpose Timer



Brief Description

The FX429 is a single-chip CMOS 1200 baud FFSK Modem, designed primarily for use in trunked radio systems but may also be employed in other general purpose radio or line data communication applications.

The device has been designed to conform to the UK Band III trunked radio protocols MPT 1317/1327.

The FX429 is full duplex at 1200 baud and includes an 8-bit parallel microprocessor interface and a programmable timer which may be set for interrupt periods of 8 to 120 bits. Preamble and an error-check word are automatically generated in the transmit mode.

Error checking is performed and the 16-bit SYNC or SYNT words are detected in the receive mode.

An on-chip Xtal/clock generator requiring an external 4.032MHz Xtal or clock input provides all microcircuit filter sampling clocks and modem timings whilst also supplying a "Clock + 4" output (1.008MHz).

The FX429, which has a powersaving facility, requires a single 5-volt power supply and is available in both cerdip DIL and plastic SMD packages.


Pin Number Function

	unner	Function				
DIL FX429J	Quad FX429LG/LS					
1	1	I C ₄ , see ⊢igure 3. we	ircuitry bias line, held a Irning Note In order en both Tx and Rx are	to reduce current co	be decoupled to V, nsumption, the pote	_{ss} by capacitor ential at this pin
2	2	Transmit Output : 1 Control Register (D	The 1200 baud, 1200H) its output impedance	lz/1800Hz FFSK Tx o e is set high.	putput. When not en	abled by the
3	4	Receiver Input : The must be a.c. coupled	e 1200 baud received I via capacitor C ₃ , see	FFSK signal input. Ti Figure 3.	he 1200Hz/1800Hz	audio to this pin
5	5	V _{pp} : Positive Supply rail be decoupled to	r. A single +5V regulat V _{ss} by capacitor C _e , se	ed supply is required. Be Figure 3.	. It is recommended	I that this power
6	6	Carrier Detect Time external components Figure 3.	Constant : The on-cl on this pin. A capacit	hip Carrier Detect inte or, C_s , to V_{ss} , togethe	egration function re- r with a resistor, R_2	quires two ,, to V _{bo} . See
7	7	Xtal/Clock : The inpu pulse input should be	ut to the clock oscillato connected here. See	or inverter. A 4.032 M Figure 3.	Hz Xtal or external	y derived clock
8	8	Xtal : The output of t	he 4.032 MHz clock o	scillator.		
9 10 11 12 13 14 15 16	9 10 11 12 13 14 15 16	D ₁ : D ₂ : D ₃ : These 8	ocessor Data Interfa lines are used by the A_2 , A_0 and A_1 inputs d	device to communica	ate with a microproc election.	cessor
17 18	17 18	A ₀ : Register Selecti A ₁ :	on. These inputs, with the data bus as s	the A_2 input, select t hown in Table 1 (belo	the required register	r to
		Table 1	Register Control Status Rx Data Tx Data Syndrome Low Syndrome High	A2011	A ₀ 1 1 0 0 0 1	A, 1 1 1 1 1 0 0
19	19	Strobe : Performs the or out. It should be ge is selected when Stro	e dual functions of sele onerated by gating high be = logic "0." See Fig	h-order address bits v	Read or Write and s with a read/write clo	strobing data in tock. The FX429
20	20	A₂ : Used in conjuncti data interface pins (D	on with A_1 and A_0 to d ,, during Strobe	etermine which intern (see Table 1 and Fig	nal registers are cor jure 5).	nnected to the
21	21	IRQ : Interrupt Reque "wire OR'd" with other interrupts are indicate Time Tx Idi	active low componen d at the Status Regist r Expired	ts (100kΩ pullup to V	, The conditions : <i>Tx Data Read</i>	that cause the ly
		_				
23	22	V _{ss} : Negative Supply	(GND).			
23 24	22 23	V _{ss} : Negative Supply Clock + 4 : A 1.008 M source impedance and	IHz (X, + 4) clock is av	vailable at this output		

Modems in Mobile Data Signalling An Introduction

Digital Code Format

The recommended Digital Code Format for use over Land Mobile Radio Systems is detailed in the Department of Trade and Industry, Radio Regulatory Division's publications MPT 1317 and MPT 1327, and is as described briefly below.



Operation

The FX429 can be used for Full-Duplex operation with the host microprocessor only having to operate on the data whilst the modem (FX429) handles all other signalling routines and requirements.

In the Tx mode the FX429 will :-

- (1) Internally generate and transmit a preamble bit reversals, for system bit synchronization.
- (2) Accept from the host, and transmit, a 16-bit 'SYNC' or 'SYNT' word.
- (3) Accept from the host, and transmit, 6 bytes of data (Address Code Word).
- (a) Upon a software command, internally calculate and transmit a 2-byte checksum based on the previous 6 data bytes. - or -
- (b) Upon a software command, disable internal checksum generation and allow continuous data transmission.
- Transmit 1 'hang bit' and go idle when all loaded data traffic has been sent (followed by a "Tx Idle" interrupt).

In the Rx mode the FX429 will :-

- (1) Detect and achieve bit synchronization within 16 bits.
- (2) Search for and detect the 16-bit 'SYNC'/'SYNT' word.
- (3) Output all received data after 'SYNC/SYNT,' in byte form.
- (4) Upon a software command (Rx Message Format), use the received checksum to calculate the presence (if any) of errors, and advise the host with an interrupt and a 16-bit Syndrome word.

Note – In Rx a software command is used to determine whether a 'SYNC'/SYNT' word is required after every 8 (6 data + 2 checksum) received bytes, or "data" is received continually.

Normally the 'SYNC' word is used on the Control data channel and the 'SYNT' word is used on the Traffic data channel.

Non MPT Application - Full-Duplex

The functions described in this section, to allow the FX429 modern to operate as a general purpose device, are obtained using the commands and indications detailed in the "Register Instructions" pages.

Tx – When enabled the device transmits a "101010.....10" preamble until data for transmission is loaded by the host microprocessor.

Transmits 6 bytes of the loaded data followed by a 2-byte checksum based on that data. As long as Tx data is loaded the transmitter will transmit, the 2-byte checksum being produced after every 6 bytes (8 byte packages). Automatic checksum generation can be inhibited by a software command to allow transmission of continuous data streams. **Rx** – When enabled requires the 16-bit SYNC or SYNT word (see notes) before outputting data bytes. The modern receiver will then output continuous bytes of data, after every 6 bytes received a 2-byte checksum word will be output and can be ignored or used for error checking.

Control Register	A ₁ = 1	$A_0 = 1$	$A_2 = 0$	Write Only
------------------	--------------------	-----------	-----------	------------

The Control Register, when selected, directs the modem's operation as described below.

Bit	Description	Function			Set = log	gic '1' (Hi	gh) Clea	ır = logic	'0' (Low)		
Bit 0 D _o	Tx Enable *	Set – D_0 enables the transmitter for operation. A '0 – 1' transition causes bit synchronization and the start of 101010 preamble pattern transmission. At least one byte of preamble will be transmitted. If data is loaded into the Tx Data Buffer before one byte has been sent then that data will follow, otherwise whole bytes of preamble will continue until data is loaded. Clear – The Transmitter Output pin is set to a high impedance and no transmitter interrupts are produced.									
Bit 1 D,	Tx Parity Enable	Tx Data Buffer loaded until th after the last o occurs before cease after on No checksum	 1' tran into the is bit is f each 6 bytes e 'hang will be ecksun 	isition s le Tx Da cleared 6 bytes 5 have t 7 bit has transmi 9 genera	tarts che ata Regis J. The tra have be been load s been s itted. ation is d	cksum ge ster. Che ansmitter en sent. ded chec ent and E	eneratior ecksum g will senc If an und ksum ge Bit 4 in th	n on the i jeneratio I the ger lerrun (ne neration le Status	next six bytes n continues for nerated check o more data in will abort, the Register (Tx	loaded from the or every 6 bytes	
Bit 2 D ₂	Rx Enable *	Set – D ₂ enablinterrupts) unti Clear – The re	il a 'SY	NC' or '	SYNT' w	ord is fou	und in the	e receive	d bit stream.		
Bit 3 D ₃	Rx Message Format	way the receiv bytes are data	er han and w ceiver	dles the ill start (will stoj	e followin error che p data tra	g data bi ocking ac ansfer to	ts. If 'set' cordingly	the rece	eiver will assu	t to control the me that the next 6 bytes until another	
Bit 4 D ₄		These four b D ₇ 0 0	its cont D ₆ 0	trol the f D ₅ 0	timer as D 0 1	follows :-	Reset c		nd disable tim rrupt every -	er interrupts 8 bits	
		0	0	1	0 1		"		" "	16 bits 24 bits	
Bit 5 D ₅	Timer	0 0 0 1	1 1 1 0	0 0 1 1 0 0	0 1 0 1 0					32 bits 40 bits 48 bits 56 bits 64 bits	
Bit 6 D ₆	Timer	1 1 1 1 1	0 0 1 1	1 1 0 0 1	1 0 1 0 1				17 17 17	72 bits 80 bits 88 bits 96 bits 104 bits 112 bits	
Bit 7 D ₇	Timer MSB		ext time	er period	d will be	correct w	ithout fir	st having	to reset the t	120 bits ast timer interrupt timer, otherwise	
* Note Enabl	ing Times		bit per	iods. If a	one sect					ctions are initially nabled this time is	
Tx En	able	If using the int preamble leng after a Tx Ena (a) Detecting t Tx data at (b) Not using t	ernal T th, the ble cor hat the this tim he Tim byte of	x Prear device mmand. Timer Timer ne. or, ner. i.e. i preamb	nble ger may occ User so interrupt immedia ile. This	asionally ftware sh Status B tely after resets an	produce ould har it is not s Tx enab y interru	a Tx Da ndle this set and th le, readir	ita Ready inte occurrence by hat it is not ap ng the Status	errupt immediately y either: opropriate to load	

Status Register	A. = 1	A. = 1	A. = 1	Read Only
				rioud only

When an interrupt is generated the IRQ Output goes Low with the Status Register bits indicating the sources of the interrupt.

Bit	Description	Function Set = logic '1' (High) Clear = logic '0' (Low)
Bit 0	Rx Data Ready	D, when set, causes an interrupt indicating that received data is ready to be read from the Rx Data
D,		Buffer. This data must be read within 8 bit periods.
v		Set – when a byte of data is loaded into the Rx Data Buffer, if a frame (SYNC/SYNT) word has been received.
		Bit and Interrupt Cleared – (i) by a read of the Status Register followed by a read of the Rx
		Data Buffer or (ii) by Rx Enable going Low.
Bit 1	Rx Checksum	D ₁ when set, indicates that the error checking on the previous 6 bytes agreed with the received
D,	True	checksum. This function, which is valid when the Rx Data Ready bit (D ₀) is set for the second byte of the received checksum, does not cause an interrupt.
		Set – by a correct comparison between the received and generated checksums.
		Cleared – (i) by a read of the Status Register followed by a read of the Rx Data Buffer,
		or (ii) by Rx Enable going Low.
Bit 2	Rx Carrier	D ₂ is a "Real Time " indication from the modem receiver's carrier detect circuit and does not caus
D ₂	Detect	an interrupt. When FFSK tones are present at the receiver input this bit goes High, for no FFSK
		input this bit goes Low. When the Rx Enable bit (D ₂ - Control Register) is Low Rx Carrier Detect will go Low.
Bit 3	Tx Data	D, when set, causes an interrupt to indicate that a byte of data should be written to the Tx Data
D,	Ready	Buffer within 8 bit periods.
		Set - (i) when the contents of the Tx Data Buffer are transferred to the Tx Data Register,
		or (ii) when the Tx Enable is set - No interrupt is generated in this case.
		Bit Cleared - (i) by a read of the Status Register followed by a write to the Tx Data Buffer, or
		 (ii) by Tx Enable going Low. Interrupt Cleared — (i) by a read of the Status Register,
		or (ii) by Tx Enable going Low.
Bit 4	Tx idle	${f D}_4$ causes an interrupt when set, to indicate that all loaded data and one 'hang' bit have been
D₄		transmitted.
		Set – one bit period after the last byte is transmitted. This last byte could be either "checksum" or loaded data" depending upon the Tx Parity Enable state (Control Register D ₁).
		Bit Cleared – (i) by a write to the Tx Data Buffer, or (ii) by Tx Enable going Low.
		Interrupt Cleared — (i) by a read of the Status Register, or (ii) by Tx Enable going Low.
Bit 5	Timer	${f D}_{{f s}},$ when set, causes an interrupt to indicate that the set timer period has expired. (Control
D ₅	Interrupt	Register $D_4 - D_7$).
		Set – by the timer. Bit and Interrupt Cleared – by a read of the Status Register.
Bit 6	Rx SYNC	D _e , when set, causes an interrupt to indicate that a 16-bit 'SYNC' word (1100010011010111) has
D,	Detect *	been detected in the received bit stream.
		Set - on receipt of the 16th bit of a 'SYNC' word.
		Bit and Interrupt Cleared – (i) By a read of the Status Register, or (ii) by Rx Enable going Low.
Bit 7	Rx SYNT	D,, when set, causes an interrupt to indicate that a 16-bit 'SYNT' word (0011101100101000) has
D,	Detect *	been detected in the received bit stream.
		Set - on receipt of the 16th bit of a 'SYNT' word.
		Bit and Interrupt Cleared – (i) By a read of the Status Register, or (ii) by Rx Enable going Low.
* Noti		ICVAICI and ICVAITI Detention in dischlad whilet the sheetening sheeting is supplied
	•	'SYNC' and 'SYNT' Detection is disabled whilst the checksum checker is running.

Rx Data Buffer	A . = 1	A. = 0	A. = 1	Read Only
	$\mathbf{A}_1 = \mathbf{I}$	$\mathbf{A}_0 = 0$	$A_2 = 1$	Read Only

These 8 bits are the last byte of data received with bit 7 being received first. Note the relative positions of the **MSB** and **LSB** presented in this bit stream, the position may be different to the convention used in other μ Processor peripherals.

Do	D,	D ₂	D ₃	D4	D ₅	D ₆	D,
LSB	•	-	-	-	-	-	MSB

Tx Data Buffer	Δ - 1	A = 0	A 0	Walte Oaks
TA Duta Dutici	A ₁ = 1	$M_0 = 0$	$A_2 = U$	Write Only

These 8 bits loaded to the Tx Data Buffer are the next byte of data that will be transmitted, with bit 7 being transmitted first. Note the relative positions of the **MSB** and **LSB** presented in this bit stream, the position may be different to the convention used in other μ Processor peripherals. If the the Tx Parity Enable bit

(Control Register D,) is set, a 2-byte checksum will be inserted and transmitted by the modern after every 6 transmitted "message " bytes.

Do	D,	D ₂	D ₃	D,	D ₅	D ₆	D ₇
LSB	-	-	-	-	-	-	MSB

The Syndrome Word


This 16-bit word (both Low and High bytes) may be used to correct errors.

Bits S_1 to S_{15} are the 15 bits remaining in the polynomial divider of the checksum checker at the end of 6 bytes of "received message." For a <u>correct</u> message all 15 bits (S_1 to S_{15}) will be zero.

The 2 Syndrome bytes are valid when the Rx Data Ready bit (Status Register D₀) is set for the second byte of the received checksum and should be read, if required, before 8 byte periods.


Sync	drome Lo	ow Byte	A ₁ = 0	A ₀ =	0 /	A ₂ = 1	Re	ad Only
	D _o	D ₁	D ₂	D ₃	D ₄	D _s	D ₆	D,
	S1	S2	S3	S4	S5	S6	\$7	S8
Sync	drome Hi	igh Byte	A ₁ = 0	A ₀ =	1	A ₂ = 1	Re	ad Only
Sync	drome Hi	gh Byte D,	A ₁ = 0 D ₂	A ₀ =	1 /	A ₂ = 1 D ₅	Re D ₆	ad Only D ₇

 D_7 – This is a "Parity Error Bit" – Indicating an error between the received parity bit and the parity bit internally generated from the incoming message. Thus for a correctly received message all 16 bits of the Syndrome Word (S₁ to S₁₅ and Parity Error) will be zero.




Carrier Detect Time Constant

The value of the Carrier Detect capacitor, $C_{5,1}$ determines the carrier detect time constant. A long time constant (larger value $C_{5,1}$), results in improved noise immunity but increased response time. C_{5} may be varied to optimise noise immunity/ reponse time.



Timing Information




Operation – Rx


Rx ENABLE																
Rx INPUT	SYNC	SYN	с _ А	1 4	2	3 4	4 7	A5 /	V6 (51 C	2	.]		1 A2	2 A3	A 4
		<u> </u>		J	-7		J	<u>_</u>	Ъ		ſ	·				ᠾ
Rx DATA READY						Л		_∩_	<u> </u>	_1	_Л	.		_n_		
READ STATUS REGISTER	3		t	t	1	t	1	t	1	1	t		t	t	t	t
SYNC (SYNT) DETECT			_∩_											L		
Rx CHECKSUN TRUE	4											.				
READ Rx DATA BUFFER	t			↑ A1	Å 2	† A3	† A4	† A5	Ť i A6	† C1	¢ C2			ţ,	1 A2	A3
RX MESSAGE FORMAT												.				
(b) – where RX ENABLE	addit	ional	data v	vill follo	w the	initial a	ddress	s data,	indica	ted by	the sta	ite of th	e Rx Me	essage	Format	t bit
Rx INPUT					1 -			{ add	itional De	ita Words	}			1		
	A5	A6	C1	C2	D1	02	D3	D4	D5	D6	C1	C2	D1	Γ		
		U	ᠾ	ᠾ		╢╴	<u> </u>	J	ᠾ			<u> </u>	ງ			
RX DATA READY		Π	Л_	л	<u></u> _	┢				<u>_</u>	₋л_	л	Π			
READ STATUS	; †	t	t	t	t	t	t	t	t	t	t	t	t			
SYNC (SYNT) DETECT									<u> </u>		-	-	-			
Rx CHECKSUN TRUE	A												Л			
READ RX DATA BUFFER		† A5	† A6	† C1	† C2	↑ D1	Ť D2	† D3	† D4	↑ D5	† D6	† C1	† C2			
RX MESSAGE							52	60	64	03	00		<i>U2</i>			

Operation – **Tx**

(a) Tx - one message with checksum supplied by the host
Tx ENABLE
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
WRITE TO TX DATA BUFFER S1 S2 A1 A2 A3 A4 A5 A6 C1 C2
READ STATUS REGISTER
Tx PARITY
Tx IDLE
(b) Tx - one message with checksum generated internally
Tx ENABLE
TX OUTPUT (2) P1 P2 Pn S1 S2 A1 . A2 A3 A4 A5 A6 C1 C2 H (1)
WRITE TO TX DATA BUFFER S1 S2 A1 A2 A3 A4 A5 A6
READ STATUS REGISTER
TX IDLE
(c) Tx - more than one message, with checksum generated internally
Tx ENABLE
Tx P1 P2 Pn S1 S2 A1 A2 A3 A4 A5 A8 C1 C2 S1 S2 A1 A2 A3 A4 A5 A6 C1 C2 S1 OUTPUT
WRITE TO Tx \uparrow \downarrow </th
READ STATUS REGISTER
Tx PARITY
Tx Parity Enable is Low - indicating that the SYNC/SYNT word is not to be included in the next checksum
A6 C1 C2 D1 D2 D3 D4 D5 D6 C1 C2 H
Notes A - Address Code C - Checksum
D - Data Code H - Hang Bit P - Preamble
S - SYNC/SYNT (1) - Tx Output at bias level
(2) - Tx Output at High Impedance (3) - If Tx Data Ready is Set here it inhibits Tx Data Ready Interrupt - The Tx Idle Interrupt occurs 1 bit later
Tx Parity Enable remains 'High' - indicating that



Basic Software Interrupt Flow



Specification Absolute Maximum Ratings

Exceeding the maximum rating can result in device damage. Operation of the device outside the operating limits is not implied.

Supply voltage		-0.3 to 7.0V
Input voltage at any pin (ref V _{ss} = 0V)		-0.3 to (V _{DD} + 0.3V)
Sink/source current (supply pin	s)	+/- 30mA
(other pins)		+/- 20mA
Total device dissipation @ T _{AMB} 25°C		800mW Max.
Derating	-	10mW/°C
Operating temperature range:	FX429J	-30°C to +85°C (ceramic)
	FX429LG/LS	-30°C to +70°C (plastic)
Storage temperature range:	FX429J	-55°C to +125°C (ceramic)
	FX429LG/LS	-40°C to +85°C (plastic)

Operating Limits

All characteristics are measured using the following parameters unless otherwise specified:

 $V_{DD} = 5.0V$, $T_{AMB} = 25^{\circ}$ C. Xtal/Clock $f_0 = 4.032$ MHz. Audio level 0dB ref: = 300mV rms. Bit Rate Bandwidth = 1200Hz.

Characteristics	See Note	Min.	Тур.	Max.	Unit	
Static Values			· · · · · · · · · · · · · · · · · · ·			
Supply Voltage		4.5	_	5.5	v	
Supply Current Ranges				0.0	-	
Rx and Tx Enabled		_	_	7.0	mA	
Rx Enabled, Tx Disabled		-	4.0	6.0	mA	
Rx Disabled, Tx Enabled		-	-	7.0	mA	
Rx and Tx Disabled	10	_	1.5	2.5	mA	
Dynamic Values						
Modem Internal Delay		-	1.5	-	ms	
Interface Levels						
Output Logic '1' Source Current	2	-		120	μA	
Output Logic '0' Sink Current	3	_	_	360	μA	
Three State Output Leakage Current		_	_	4.0	μΑ	
D ₀ - D ₇ Data in/Out	1				-	
Logic '1' Level		3.5	_	-	v	
Logic '0' Level		_	_	1.5	v	
A ₁ , A ₀ , A ₂ , STROBE, IRQ	4					
Logic '1' Level		4.0	-	_	v	
Logic '0' Level		-	-	1.0	v	
Analogue Impedances						1
Rx Input		100	_	_	kΩ	
Tx Output (Enabled)		-	10	-	kΩ	
Tx Output (Disabled)		-	5		MΩ	
On-Chip Xtal Oscillator						
R _{IN}		10	-	-	MΩ	
R _{out}	5	5.0	-	15	kΩ	
Oscillator Gain		-	15	-	dB	
Xtal frequency		-	4.032	-	MHz	
Timing – (Fig. 5)						
Access Time – (t _{ACS})		-	-	135	ns	
Address Hold Time – (t _{AH})		0	-		ns	
Address Set-up Time – (t _{as})		0	-	-	ns	
Data Hold Time (Write) – (t _{DHW})		85	-	-	ns	
Data Set-up Time (Write) – (t _{os})		0	-	-	ns	
Output Hold Time (Read) - (t _{оня})		15	-	105	ns	
Strobe Time – (t _{sτ})		140	-	-	ns	

.

Specification

haracteristics	See Note	Min.	Тур.	Max.	Unit
ynamic Values					
Receiver					
Signal Input Levels	6	9.0	-2.0	+10.5	dB
Bit Error Rate	7				
@ 12dB Signal/Noise Ratio		-	7.0	-	10-⁴
@ 20dB Signal/Noise Ratio		-	1.0	-	10 - *
Synchronization @ 12dB Signal/Noise Ratio	8				
Probability of Bit16 being correct		-	99.5	-	%
Carrier Detect Response Time	8	-	13.0	-	ms
Transmitter					
Output Level		-	8.25	-	dB
Output Level Variation		-1.0	-	+1.0	dB
Output Distortion		-	3.0	5.0	%
3rd Harmonic Distortion		-	2.0	3.0	%
Logic '1' Frequency	9		1200	-	Hz
Logic '0' Frequency	9	-	1800	-	Hz
Isochronous Distortion					
1200Hz – 1800Hz		-	25	40	μs
1800Hz – 1200Hz			20	40	μs

Notes

ŕ

1. With each data line loaded as, C = 50pf and R = $10k\Omega$.

2. V_{out} = 4.6V.

3. $V_{out} = 0.4V$

- 4. Sink/Source currents \leq 0.1mA.
- 5. Both Xtal and Xtal + 4 Outputs.
- 6. With 50dB Signal/Noise Ratio.
- 7. See Figure 3, Bit Error Rate.
- This Response Time is measured using a 10101010101....01 pattern input signal at a level of 230mV rms (-2.3dB) with no noise.
- 9. Dependent upon Xtal tolerance.
- 10. Powersave is only active when both Rx and Tx functions are disabled.

Checksum Generation and Checking

Generation – The checksum generator takes the 48 bits from the 6 bytes loaded into the Tx Data Buffer and divides them modulo–2, by the generating polynomial;-

 $X^{15} + X^{14} + X^{13} + X^{11} + X^4 + X^2 + 1$

It then takes the 15-bit remainder from the polynomial divider, inverts the last bit and appends an EVEN parity bit generated from the initial 48 bits and the 15 bit remainder (with the last bit inverted).

This 16-bit word is used as the "Checksum."

Checking – The checksum checker does two things:

It takes the first 63 bits of a received message, inverts bit 63, and divides them modulo-2, by the generating polynomial;-

 $X^{15} + X^{14} + X^{13} + X^{11} + X^4 + X^2 + 1$

The 15 bits remaining in the polynomial divider are checked for all zero.


Secondly, it generates an EVEN parity bit from the first 63 bits of a received message and compares this bit with the received parity bit (bit 64).

If the 15 bits in the polynomial divider are all zero, and the two parity bits are equal, then the Rx Checksum True bit (SR D₁) bit is set.

Package Outlines

The FX429 is available in the package styles outlined below. Mechanical package diagrams and specifications are detailed in Section 10 of this document. Pin 1 identification marking is shown on the relevant diagram and pins on all package styles number anti-clockwise when viewed from the top.


FX429J 24-pin cerdip DIL (J4)




Handling Precautions

The FX429 is a CMOS LSI circuit which includes input protection. However precautions should be taken to prevent static discharges which may cause damage.

FX429LG24-pin quad plastic encapsulated
bent and cropped(L1)



FX429LS 24-lead plastic leaded chip



CML does not assume any responsibility for the use of any circuitry described. No circuit patent licences are implied and CML reserves the right at any time without notice to change the said circuitry.

(J4)

(L2)

Ordering Information

(L1)

carrier

24-pin cerdip DIL

24-pin quad plastic

encapsulated bent and cropped

24-lead plastic leaded chip

FX429J

FX429LG

FX429LS