

April 1988 Revised August 1999

74F539

Dual 1-of-4 Decoder with 3-STATE Outputs

General Description


The 74F539 contains two independent decoders. Each accepts two Address $(A_0,\ A_1)$ input signals and decodes them to select one of four mutually exclusive outputs. A polarity control input (P) determines whether the outputs are active HIGH (P = L) or active LOW (P = H). An active LOW input Enable (E) is available for data demultiplexing; data is routed to the selected output in non-inverted form in the active LOW mode or in inverted form in the active HIGH mode. A HIGH signal on the active LOW Output Enable $\overline{(OE)}$ input forces the 3-STATE outputs to the high impedance state.


Ordering Code:

Order Number	Package Number	Package Description				
74F539SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide				
74F539PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide				


Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbols





Connection Diagram



© 1999 Fairchild Semiconductor Corporation

DS009552

Unit Loading/Fan Out


Pin Names	December	U.L.	Input I _{IH} /I _{IL}	
	Description	HIGH/LOW	Output I _{OH} /I _{OL}	
A _{0a} –A _{1a}	Side A Address Inputs	1.0/1.0	20 μA/-0.6 mA	
A _{0b} -A _{1b}	Side B Address Inputs	1.0/1.0	20 μA/-0.6 mA	
$\overline{E}_a, \overline{E}_b$	Enable Inputs (Active LOW)	1.0/1.0	20 μA/-0.6 mA	
\overline{OE}_a , \overline{OE}_b	Output Enable Inputs (Active LOW)	1.0/1.0	20 μA/-0.6 mA	
P _a , P _b	Polarity Control Inputs	1.0/1.0	20 μA/-0.6 mA	
O _{0a} –O _{3a}	Side A 3-STATE Outputs	150/40 (33.3)	-3 mA/24 mA (20 mA)	
O _{0b} -O _{3b}	Side B 3-STATE Outputs	150/40 (33.3)	-3 mA/24 mA (20 mA)	

Truth Table

(each half)

Franklan		Inputs				Outputs			
Function	OE	E	A ₁	A ₀	O ₀	01	02	O ₃	
High Impedance	Н	Х	Х	Х	Z	Z	Z	Z	
Disable	L	Н	Х	Х	$O_n = P$				
Active HIGH	L	L	L	L	Н	L	L	L	
Output	L	L	L	Н	L	Н	L	L	
(P = L)	L	L	Н	L	L	L	Н	L	
	L	L	Н	Н	L	L	L	Н	
Active LOW	L	L	L	L	L	Н	Н	Н	
Output	L	L	L	Н	Н	L	Н	Н	
(P = H)	L	L	Н	L	Н	Н	L	Н	
	L	L	Н	Н	Н	Н	Н	L	

Logic Diagram (one half shown)



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 1)

-65°C to +150°C Storage Temperature Ambient Temperature under Bias -55°C to +125°C

Junction Temperature under Bias -55°C to +150°C V_{CC} Pin Potential to Ground Pin -0.5V to +7.0V

Input Voltage (Note 2) -0.5V to +7.0VInput Current (Note 2) -30 mA to +5.0 mA

Voltage Applied to Output

in HIGH State (with $V_{CC} = 0V$)

Standard Output -0.5V to V_{CC} 3-STATE Output -0.5V to +5.5V

Current Applied to Output

in LOW State (Max) twice the rated I_{OL} (mA)

Recommended Operating Conditions

Free Air Ambient Temperature 0°C to +70°C Supply Voltage +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Parameter		Min	Тур	Max	Units	V _{CC}	Conditions
V _{IH}	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal
V _{IL}	Input LOW Voltage				0.8	V		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage				-1.2	V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH	10% V _{CC}	2.5					I _{OH} = -1 mA
	Voltage	10% V _{CC}	2.4			V	Min	$I_{OH} = -3 \text{ mA}$
		$5\% V_{CC}$	2.7			V	Min	$I_{OH} = -1 \text{ mA}$
		5% V _{CC}	2.7					$I_{OH} = -3 \text{ mA}$
V _{OL}	Output LOW	10% V _{CC}			0.5	.,	Min	I _{OL} = 24 mA
	Voltage				0.5	V		
I _{IH}	Input HIGH				5.0	μА	Max	V _{IN} = 2.7V
	Current				5.0			
I _{BVI}	Input HIGH Current				7.0	μА	Max	V _{IN} = 7.0V
	Breakdown Test							
I _{CEX}	Output HIGH				50		Max	V V
	Leakage Current				30	μА	IVIAX	$V_{OUT} = V_{CC}$
V _{ID}	Input Leakage	age				V	0.0	$I_{ID} = 1.9 \mu A$
	Test		4.75			v	0.0	All Other Pins Grounded
I _{OD}	Output Leakage	t Leakage			3.75	μА	0.0	V _{IOD} = 150 mV
	Circuit Current				3.73	μΛ		All Other Pins Grounded
I _{IL}	Input LOW Current				-0.6	mA	Max	$V_{IN} = 0.5V$
I _{OZH}	Output Leakage Current				50	μΑ	Max	V _{OUT} = 2.7V
I _{OZL}	Output Leakage Current				-50	μΑ	Max	V _{OUT} = 0.5V
los	Output Short-Circuit Currer	nt	-60		-150	mA	Max	V _{OUT} = 0V
I _{ZZ}	Bus Drainage Test				500	μΑ	0.0V	V _{OUT} = 5.25V
I _{CCH}	Power Supply Current			28	45	mA	Max	V _O = HIGH
I _{CCL}	Power Supply Current			40	60	mA	Max	V _O = LOW
I _{CCZ}	Power Supply Current			40	60	mA	Max	V _O = HIGH Z

 $\overline{\text{OE}}$ to O_n

 t_{PLZ}

AC Electrical Characteristics $\textbf{T}_{\boldsymbol{A}} = +25^{\circ}\textbf{C}$ $T_A = 0$ °C to +70°C $\textbf{V}_{\textbf{CC}} = +\textbf{5.0V}$ $\textbf{V}_{\textbf{CC}} = +\textbf{5.0V}$ Symbol Units Parameter $C_L = 50 \text{ pF}$ $C_L = 50 \text{ pF}$ Min Тур Max Min Max t_{PLH} Propagation Delay 4.0 14.5 18.5 3.5 19.5 ns A_n to O_n 4.0 12.0 4.0 13.0 9.5 t_{PHL} Propagation Delay 5.0 12.0 16.0 5.5 17.0 t_{PLH} ns E to O_n 4.0 7.5 9.5 10.5 t_{PHL} 4.5 Propagation Delay 7.5 14.5 21.5 22.5 t_{PLH} ns 17.5 t_{PHL} Output Enable Time 4.0 4.5 8.0 10.5 11.5 t_{PZH} 5.5 10.0 13.0 5.0 14.0 $\overline{\text{OE}}$ to O_n t_{PZL} ns Output Disable Time 2.0 4.5 2.0 7.0 t_{PHZ} 6.5


3.0

6.5


8.5

3.0

9.5



5



20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N20A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com