| Commercial | Package <br> Number | Package Description |
| :--- | :--- | :--- |
| 74F525QC (Note 1) | V28A | 28-Lead Molded Plastic Leaded Chip Carrier |
| 74F525SC (Note 1) | M28B | 28-Lead (0.300" Wide) Molded Small Outline, JEDEC |
| 74F525PC | N28B | 28-Lead (0.600" Wide) Molded Dual-In-Line Package |

## General Description

The 'F525 is a multi-function 28-pin device. It consists of a 16-bit count-down counter, logic to control the counter, logic to control the state of the outputs and a PLA to decode the particular function selected by the user. The list of highspeed timing applications include:

## Features

- Baud rate generator
- Digitally programmed monostable
- Variable system frequency generator
- Digital filter variable sampling rate
- 16-bit data path
- External trigger
- Extremely accurate one shot $\mathrm{w} / \mathrm{pulse}$ widths from 50 ns to $3.27 \mathrm{~ms} @ \mathrm{CP}=40 \mathrm{MHz}$

Note 1: Devices also available in $13^{\prime \prime}$ reel. Use suffix $=$ SCX and QCX.

## Connection Diagrams



## Logic Symbol



## Unit Loading/Fan Out

| Pin Names | Description | 74F |  |
| :---: | :---: | :---: | :---: |
|  |  | U.L. HIGH/LOW | $\begin{gathered} \text { Input } \mathrm{I}_{\mathrm{IH}} / \mathrm{I}_{\mathrm{IL}} \\ \text { Output } \mathrm{I}_{\mathrm{OH}} / \mathrm{I}_{\mathrm{OL}} \end{gathered}$ |
| Q | Ouput (Primarily indicates when the counter has reached zero) | 50/33.3 | -1 mA/20 mA |
| Q/2 | Output (Divides Q by 2) | 50/33.3 | -1 mA/20 mA |
| $\mathrm{M}_{0}-\mathrm{M}_{2}$ | Status Inputs | 1.0/1.0 | $20 \mu \mathrm{~A} /-0.6 \mathrm{~mA}$ |
| $\overline{\mathrm{MR}}$ | Master Reset | 1.0/1.0 | $20 \mu \mathrm{~A} /-0.6 \mathrm{~mA}$ |
| CP | Clock Pulse | 1.0/2.0 | $20 \mu \mathrm{~A} /-1.2 \mathrm{~mA}$ |
| $\mathrm{D}_{0}-\mathrm{D}_{15}$ | Data Inputs | 1.0/1.0 | $20 \mu \mathrm{~A} /-0.6 \mathrm{~mA}$ |
| $\overline{\text { WE }}$ | Write Enable Input | 1.0/1.0 | $20 \mu \mathrm{~A} /-0.6 \mathrm{~mA}$ |
| XTR | External Trigger Input | 1.0/2.0 | $20 \mu \mathrm{~A} /-1.2 \mathrm{~mA}$ |
| XTAL | Crystal Output | 1.0/1.0 | $20 \mu \mathrm{~A} /-0.6 \mathrm{~mA}$ |

## Functional Description

The multi-function aspect of the device consists of eight different modes of operation. An explanation of the operation of the device in each of the modes follows. However, there is one operation that is independent of the selected mode: the loading of data. Data is latched into a set of data latches when $\overline{\text { WE }}$ is brought from a LOW to a HIGH state. The latches are transparent when WE is held LOW.

## Operation Notes:

1. Device should be reset before operation.
2. The XTR input acts as a select line for the clock.
3. With XTR low, the clock goes into the counter.
4. With XTR high, the clock loads the counter.
5. In mode 4 and 5, during counting, the counter cannot be reloaded. XTR high freezes the count.
6. Mode 7 is the only auto-reload mode, all other modes require and XTR pulse to begin.
7. Loading 0 into the latches idles the device

MODE 0: Interval Timer with Level Output
While XTR is HIGH, the data in the data latches is loaded into the counter upon the next positive edge of CP. The negative edge of XTR enables the count-down to begin with the next positive edge of CP. When the count reaches zero,

Q, normally LOW, is brought HIGH and Q/2 toggles state. Taking XTR HIGH at any time enables the data in the data latches to be loaded into the counter on the rising edge of CP and clears Q. See Figure 1.
MODE 1: Interval Timer with Inverted Level Output
The operation is exactly the same as in Mode 0 except that $Q$ is normally HIGH and goes LOW when the count reaches zero. Q/2 toggles on the negative-edge of Q. See Figure 1.

## MODE 2: Interval Timer with Pulse Output

While XTR is HIGH, the data in the data latches is loaded into the counter upon the next positive edge of CP. The negative edge of XTR enables the count-down to begin with the next positive edge of CP. When the count reaches zero, Q, normally LOW, is brought HIGH for a single period of CP. Q/2 toggles state on the positive edge of Q. Taking XTR HIGH at any time causes the data in the data latches to be loaded into the counter on the rising edge of CP and clears Q. See Figure 2.

MODE 3: Interval Timer with Inverted Pulse Output
The operation is exactly the same as in Mode 2 except that $Q$ is normally HIGH and goes LOW for a single period of CP. Q/2 toggles on the negative edge of Q. See Figure 2.

## Functional Description (Continued)

Function Table

| $\mathbf{M}_{\mathbf{2}}$ | $\mathbf{M}_{\mathbf{1}}$ | $\mathbf{M}_{\mathbf{0}}$ | Function |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | Mode 0 |
| 0 | 0 | 1 | Mode 1 |
| 0 | 1 | 0 | Mode 2 |
| 0 | 1 | 1 | Mode 3 |
| 1 | 0 | 0 | Mode 4 |
| 1 | 0 | 1 | Mode 5 |
| 1 | 1 | 0 | Mode 6 |
| 1 | 1 | 1 | Mode 7 |

MODE 4: Interval Timer, Pulse Output with Count Hold While XTR is HIGH, the data in the data latches is loaded into the counter upon the next positive edge of CP. The negative edge of XTR enables the count-down to begin with the next positive edge of CP. When the count reaches zero, Q, normally low, is brought HIGH for a single period of CP. Q/2 toggles state on the positive edge of Q. Taking XTR HIGH before the counters reach zero, stops the count-down from the point where it was held. Data cannot be reloaded into the counter until a count of zero is reached. See Figure 3.

MODE 5: Interval Timer, Inverted Pulse Output with Count Hold

The operation is exactly the same as Mode 4 except that $Q$ is normally HIGH and goes LOW for a single period of CP. Q/2 toggles on the negative-edge of Q. See Figure 3.

MODE 6: Retriggerable Synchronous One-Shot
When XTR is HIGH, the data in the data latches is loaded into the counter upon the positive edge of CP. The negative edge of XTR enables the count-down to begin with the next positive edge of CP, wehre Q , normally LOW, is then brought HIGH and the counter is decremented when the count reaches zero, $Q$ is brought LOW, and Q/2 is toggled. Bringing XTR HIGH during the count-down will allow the data in the data latches to be loaded into the counter with the next positive edge of $C P$, but will not affect $Q$. See Figure 4. NOTE that the pulse width of Q will be $\mathrm{N}-1$ clock cycles, where N is the number loaded into the counter. $\mathrm{N}=1$ should not be used as this may cause unpredictable results.
MODE 7: Frequency Generator
When XTR is HIGH, the data in the data latches is loaded into the counter upon the positive edge of CP. The negative edge of XTR enables the count-down to begin with the next positive edge of CP. When the count reaches zero, $Q$, normally LOW, is brought HIGH for a single period of CP and Q/2 is toggled. The same clock edge that brings Q HIGH, also loads the data in the data latches into the counter. The counter will start to count on the next positive edge of CP. This mode will run continuously after an initial XTR until stopped by MR. Taking XTR HIGH at any time causes the data in the data latches to be loaded into the counter and Q output to be cleared with the next positive edge of CP. See Figure 5.

## Block Diagram



## Timing Diagrams


(1) With XTR HIGH, the rising edge of CP loads data from the latches to the counter.
(2) With XTR LOW, the rising edge of CP begins count-down cycle.
(3) When the count reaches zero, Q goes HIGH, and Q/2 toggles state.
(4) The next occurrence of XTR clears Q.
(1) With XTR HIGH, the rising edge of CP loads data from the latches to the counter.
(2) With XTR LOW, the rising edge of CP begins the count-down cycle.
(3) When the count reaches zero, Q goes HIGH for one period of CP, and Q/2 toggles state.
FIGURE 2. MODE 2 and MODE 3 (Invers

FIGURE 2. MODE 2 and MODE 3 (Inverse Output of Mode 2) $\bar{M}_{\mathrm{n}}=\mathbf{0 1 0 , 0 1 1}$

© With XTR HIGH, the rising edge of CP loads data from the latches into the counter.
(2) With XTR LOW, the rising edge of CP begins the count-down.
(®) With XTR HIGH, during count-down, the rising edge of CP does nothing.
© When the count reaches zero, $Q$ goes HIGH for one clock cycle and Q/2 toggles state.
Note: Once the count reaches zero, the counter can be reloaded with XTR HIGH.

## Timing Diagrams (Continued)


(1) With XTR HIGH, the rising edge of CP loads data from the latches to the counter
(2) With XTR LOW, the rising edge of CP begins the count, and $Q$ goes HIGH.
(3) When the count reaches zero, Q goes LOW, and Q/2 toggles state. Bringing XTR HIGH before count reaches zero will reload the counter, but not affect Q.

Notes:
Loading $\mathrm{N}=0$ halts counter; loading $\mathrm{N}=1$ will result in undefined operation.
Pulse width $=(2 / C P) *(N-1)$


FIGURE 5. MODE 7
$\overline{\mathbf{M}}_{\mathrm{n}}=111$
(1) With XTR HIGH, the rising edge of CP, loads data from the latches to the counter.
(2) On the falling edge of XTR, the rising edge of CP begins count-down.
(3) When count reaches zero, $Q$ goes HIGH for one period of $C P$, and $Q / 2$ toggles on the $Q$ rising edge.
(4) On the rising edge of CP on which Q goes LOW, the counters are reloaded.
(5) Count-down begins again.

## Absolute Maximum Ratings (Note 1)

Storage Temperature
Ambient Temperature under Bias
Junction Temperature under Bias Plastic
$\mathrm{V}_{\mathrm{CC}}$ Pin Potential to Ground Pin
Input Voltage (Note 2)
Input Current (Note 2)
Voltage Applied to Output
in HIGH State (with $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$ )
Standard Output TRI-STATE ${ }^{\circledR}$ Output
Current Applied to Output in LOW State (Max)
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$-55^{\circ} \mathrm{C}$ to $+175^{\circ} \mathrm{C}$
$-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

$$
-0.5 \mathrm{~V} \text { to }+7.0 \mathrm{~V}
$$

$$
-0.5 \mathrm{~V} \text { to }+7.0 \mathrm{~V}
$$

$$
-30 \mathrm{~mA} \text { to }+5.0 \mathrm{~mA}
$$

$$
-0.5 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{CC}}
$$

$$
-0.5 \mathrm{~V} \text { to }+5.5 \mathrm{~V}
$$

twice the rated $\mathrm{l}_{\mathrm{OL}}(\mathrm{mA})$
Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.
Note 2: Either voltage limit or current limit is sufficient to protect inputs.

## Recommended Operating

 Conditions| Free Air Ambient Temperature |  |
| :--- | ---: |
| $\quad$ Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Supply Voltage |  |
| $\quad$ Commercial | +4.5 V to +5.5 V |

## DC Electrical Characteristics

| Symbol | Parameter |  | 74F |  |  | Units | $\mathrm{V}_{\mathrm{cc}}$ | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  | 2.0 |  |  | V |  | Recognized as a HIGH Signal |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  |  | 0.8 | V |  | Recognized as a LOW Signal |
| $\mathrm{V}_{C D}$ | Input Clamp Diode Voltage |  |  |  | -1.2 | V | Min | $\mathrm{I}_{\mathrm{IN}}=-18 \mathrm{~mA}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH <br> Voltage | $\begin{aligned} & 74 \mathrm{~F} 10 \% \mathrm{~V}_{\mathrm{CC}} \\ & 74 \mathrm{~F} \% \mathrm{~V}_{\mathrm{CC}} \\ & \hline \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 2.7 \\ & \hline \end{aligned}$ |  |  | V | Min | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA} \\ & \hline \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW <br> Voltage | 74F 10\% V CC |  |  | 0.5 | V | Min | $\mathrm{l} \mathrm{OL}=20 \mathrm{~mA}$ |
| $\mathrm{I}_{\mathrm{H}}$ | Input HIGH <br> Current | 74F |  |  | 5.0 | $\mu \mathrm{A}$ | Max | $\mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{BVI}}$ | Input HIGH Current Breakdown Test | 74F |  |  | 7.0 | $\mu \mathrm{A}$ | Max | $\mathrm{V}_{\mathrm{IN}}=7.0 \mathrm{~V}$ |
| $I_{\text {CEX }}$ | Output HIGH <br> Leakage Current | 74F |  |  | 50 | $\mu \mathrm{A}$ | Max | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {CC }}$ |
| VID | Input Leakage Test | 74F | 4.75 |  |  | V | 0.0 | $\mathrm{I}_{\mathrm{ID}}=1.9 \mu \mathrm{~A}$ <br> All Other Pins Grounded |
| ${ }^{\text {IOD }}$ | Output Leakage Circuit Current | 74F |  |  | 3.75 | $\mu \mathrm{A}$ | 0.0 | $V_{\text {IOD }}=150 \mathrm{mV}$ <br> All Other Pins Grounded |
| IIL | Input LOW Current |  |  |  | $\begin{array}{r} -0.6 \\ -1.2 \\ \hline \end{array}$ | mA | Max | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=0.5 \mathrm{~V}(\mathrm{DO}-\mathrm{D} 15) \\ & \mathrm{V}_{\mathrm{IN}}=0.5 \mathrm{~V}(\mathrm{CP}, \mathrm{XTR}) \end{aligned}$ |
| los | Output Short-Circuit | urrent | -60 |  | -150 | mA | Max | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{CCH}}$ | Power Supply Curre |  |  | 106 | 160 | mA | Max | $\mathrm{V}_{\mathrm{O}}=\mathrm{HIGH}$ |
| $\mathrm{I}_{\text {CCL }}$ | Power Supply Curre |  |  | 106 | 160 | mA | Max | $\mathrm{V}_{\mathrm{O}}=$ LOW |

## AC Electrical Characteristics

| Symbol | Parameter | 74F |  |  | 74F |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ \hline \end{gathered}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Com} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  |
|  |  | Min | Typ | Max | Min | Max |  |
| $\mathrm{f}_{\text {max }}$ | Maximum Clock Frequency | 50 | 60 |  | 40 |  | MHz |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation Delay CP to Q | $\begin{aligned} & 9.0 \\ & 8.0 \end{aligned}$ | $\begin{aligned} & 16.0 \\ & 12.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 20.5 \\ & 15.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 8.0 \\ & 7.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 22.5 \\ & 17.5 \\ & \hline \end{aligned}$ | ns |
| $t_{\text {PLH }}$ <br> $t_{\text {PHL }}$ | Propagation Delay CP to Q/2 | $\begin{gathered} 9.0 \\ 10.0 \end{gathered}$ | $\begin{aligned} & 15.5 \\ & 15.5 \end{aligned}$ | $\begin{aligned} & 20.0 \\ & 20.0 \end{aligned}$ | $\begin{aligned} & 8.0 \\ & 9.0 \end{aligned}$ | $\begin{aligned} & 22.0 \\ & 22.0 \end{aligned}$ | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation Delay XTR to Q | $\begin{aligned} & 8.5 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & 12.0 \\ & 10.5 \end{aligned}$ | $\begin{aligned} & 15.5 \\ & 13.5 \end{aligned}$ | $\begin{aligned} & 7.5 \\ & 5.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 17.5 \\ & 15.0 \end{aligned}$ | ns |
| $t_{\text {PLH }}$ <br> $\mathrm{t}_{\mathrm{PHL}}$ | Propagation Delay $\overline{\mathrm{MR}}$ to Q | $\begin{gathered} 11.5 \\ 9.0 \\ \hline \end{gathered}$ | $\begin{aligned} & 16.5 \\ & 12.5 \end{aligned}$ | $\begin{aligned} & 21.0 \\ & 16.0 \\ & \hline \end{aligned}$ | $\begin{gathered} 10.5 \\ 8.0 \\ \hline \end{gathered}$ | $\begin{aligned} & 23.0 \\ & 18.0 \\ & \hline \end{aligned}$ | ns |
| $t_{\text {PLH }}$ <br> $\mathrm{t}_{\mathrm{PHL}}$ | Propagation Delay MRto Q/2 | $\begin{aligned} & 8.0 \\ & 7.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 14.0 \\ & 10.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 17.5 \\ & 13.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 7.0 \\ & 6.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 19.5 \\ & 15.0 \\ & \hline \end{aligned}$ | ns |
| $\begin{aligned} & \text { tpLH } \\ & \mathrm{t}_{\mathrm{PHL}} \\ & \hline \end{aligned}$ | Propagation Delay $\mathrm{M}_{\mathrm{n}}$ to Q | $\begin{aligned} & 10.0 \\ & 10.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 15.0 \\ & 17.0 \\ & \hline \end{aligned}$ | $\begin{array}{r} 19.0 \\ 21.5 \\ \hline \end{array}$ | $\begin{aligned} & 9.0 \\ & 9.5 \\ & \hline \end{aligned}$ | $\begin{array}{r} 21.0 \\ 23.5 \\ \hline \end{array}$ | ns |

## AC Operating Requirements

| Symbol | Parameter |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{CC}}=+5.0 \mathrm{~V} \end{gathered}$ |  | $\mathrm{T}_{\mathbf{A}}, \mathrm{V}_{\mathbf{C C}}=\mathbf{C o m}$ |  |  |
|  |  | Min | Max | Min | Max |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \\ & \hline \end{aligned}$ | Setup Time, HIGH or LOW $\mathrm{D}_{\mathrm{n}}$ to $\overline{\mathrm{WE}}$ | $\begin{aligned} & 2.0 \\ & 4.0 \end{aligned}$ |  | $\begin{aligned} & 2.5 \\ & 4.5 \end{aligned}$ |  | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{h}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{h}}(\mathrm{~L}) \\ & \hline \end{aligned}$ | Hold Time, HIGH or LOW $D_{n}$ to $\overline{W E}$ | $\begin{gathered} 0 \\ 2.0 \end{gathered}$ |  | $\begin{gathered} 0 \\ 2.5 \end{gathered}$ |  | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \\ & \hline \end{aligned}$ | Setup Time, HIGH or LOW $D_{n} \text { to } C P$ | $\begin{gathered} 9.0 \\ 10.5 \end{gathered}$ |  | $\begin{aligned} & 10.0 \\ & 12.0 \end{aligned}$ |  | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{h}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{h}}(\mathrm{~L}) \\ & \hline \end{aligned}$ | Hold Time, HIGH or LOW $\mathrm{D}_{\mathrm{n}} \text { to } \mathrm{CP}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  | $\begin{aligned} & 0 \\ & 0 \\ & \hline \end{aligned}$ |  | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \\ & \hline \end{aligned}$ | Setup Time, HIGH or LOW XTR to CP | $\begin{aligned} & 7.0 \\ & 8.0 \end{aligned}$ |  | $\begin{aligned} & 8.0 \\ & 9.0 \end{aligned}$ |  | ns |
| $t_{\text {h }}(\mathrm{H})$ | Hold Time, HIGH or LOW XTR to CP | 0 |  | 0 |  | ns |
| $\begin{aligned} & \mathrm{t}_{\mathrm{s}}(\mathrm{H}) \\ & \mathrm{t}_{\mathrm{s}}(\mathrm{~L}) \\ & \hline \end{aligned}$ | Setup Time, HIGH or LOW Mode to CP | $\begin{aligned} & 33.5 \\ & 33.5 \\ & \hline \end{aligned}$ |  | $\begin{array}{r} 35.5 \\ 35.5 \\ \hline \end{array}$ |  | ns |
| $\mathrm{t}_{\mathrm{w}}(\mathrm{H})$ | XTR Pulse Width, HIGH | 11.5 |  | 13.0 |  | ns |
| $\mathrm{t}_{\mathrm{w}}(\mathrm{L})$ | $\overline{\text { MR Pulse Width, LOW }}$ | 7.0 |  | 8.0 |  | ns |
| $\mathrm{t}_{\mathrm{w}}(\mathrm{L})$ | WE Pulse Width, LOW | 4.5 |  | 5.0 |  | ns |
| $\begin{aligned} & t_{w}(\mathrm{H}) \\ & t_{w}(\mathrm{~L}) \\ & \hline \end{aligned}$ | CP Pulse Width HIGH or LOW | $\begin{aligned} & 3.5 \\ & 9.5 \end{aligned}$ |  | $\begin{gathered} 4.0 \\ 10.5 \\ \hline \end{gathered}$ |  | ns |
| $t_{\text {rec }}$ | Recovery Time $\overline{\mathrm{MR}}$ to CP | 5.0 |  | 6.0 |  | ns |
| $\mathrm{trec}^{\text {c }}$ | Recovery Time Mode to CP | 30.0 |  | 32.0 |  | ns |

## Ordering Information

The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:


Q = Plastic Chip Carrier (PCC)
$\mathrm{S}=$ Small Outline (SOIC)
P = Plastic DIP

74F525 Programmable Counter
Physical Dimensions inches (millimeters) (Continued)


## LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

| National Semiconductor Corporation <br> 1111 West Bardin Road Arlington, TX 76017 <br> Tel: 1(800) 272-9959 <br> Fax: 1(800) 737-7018 | National Semiconductor Europe <br> Fax: (+49) 0-180-530 8586 <br> Email: cnjwge@tevm2.nsc.com <br> Deutsch Tel: (+49) 0-180-530 8585 <br> English Tel: $(+49)$ 0-180-532 7832 <br> Français Tel: $(+49)$ 0-180-532 9358 <br> Italiano Tel: $(+49)$ 0-180-534 1680 | National Semiconductor Hong Kong Ltd. <br> 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong <br> Tel: (852) 2737-1600 <br> Fax: (852) 2736-9960 | National Semiconductor Japan Ltd. <br> Tel: 81-043-299-2309 <br> Fax: 81-043-299-2408 |
| :---: | :---: | :---: | :---: |

