74F160A • 74F162A Synchronous Presettable BCD Decade Counter

## FAIRCHILD

SEMICONDUCTOR TM

# 74F160A • 74F162A Synchronous Presettable BCD Decade Counter

### **General Description**

The 74F160A and 74F162A are high-speed synchronous decade counters operating in the BCD (8421) sequence. They are synchronously presettable for applications in programmable dividers. There are two types of Count Enable inputs plus a Terminal Count output for versatility in forming synchronous multistage counters. The F160A has an asynchronous Master Reset input that overrides all other inputs and forces the outputs LOW. The F162A has a Synchronous Reset input that overrides counting and parallel loading and allows all outputs to be simultaneously reset on the rising edge of the clock. The F160A and F162A are high speed versions of the F160 and F162.


#### Features

- Synchronous counting and loading
- High-speed synchronous expansion
- Typical count rate of 120 MHz

# **Ordering Code:**

74F160ASCM16A16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow74F160ASJM16D16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide74F160APCN16E16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide74F162ASCM16A16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow74F162APCN16E16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-012, 0.150 Narrow74F162APCN16E16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 WideDevices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.Connection DiagramsMRMR116V <sub>CC</sub> SR1P0314Q0P03P1413Q1P14P2512Q2P2P3611Q3P3P4F160A9		Package Number	Package Description
74F160APCN16E16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide74F162ASCM16A16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow74F162APCN16E16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 WideDevices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.Connection DiagramsMR - 1116V <sub>CC</sub> SR - 12157TCP0314Q0P14999PE999PE0009010000015120016100017018919PE10CET10CET10CET10CET10PE10	74F160ASC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrov
74F162ASCM16A16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow74F162APCN16E16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 WideDevices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.Connection Diagrams $MR - 1$ 16 $V_{CC}$ $SR - 1$ $P_0 - 3$ 14 $Q_0$ $P_0 - 3$ $P_1 - 4$ 13 $P_1 - 4$ 13 $P_2 - 5$ 12 $Q_2$ $P_2 - 5$ $P_3 - 6$ 11 $Q_3$ $P_3 - 6$ $R - 1 - 0$ $P_1 - 4$ <	74F160ASJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
T4F162APC         N16E         16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide           Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.         Connection Diagrams $\overline{MR} = 1$ 16 $V_{CC}$ $\overline{SR} = 1$ 16 $V_{CC}$ $\overline{CP} = 2$ 15         TC $CP = 2$ 15         TC $P_0 = 3$ 14 $Q_0$ </td <td>74F160APC</td> <td>N16E</td> <td>16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide</td>	74F160APC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code. Connection Diagrams $\overline{MR} = 1$ 16 $V_{CC}$ $\overline{SR} = 1$ 16 $V_{CC}$ CP = 2 15 $TC$ $CP = 2$ 15 $TCP_0 = 3 14 Q_0 P_0 = 3 14 Q_0P_1 = 4 13 Q_1 P_1 = 4 13 Q_1P_2 = 5 12 Q_2 P_2 = 5 12 Q_2P_3 = 6 11 Q_3 P_3 = 6 11 Q_3CEP = 7$ 10 $CET$ $CEP = 7$ 10 $CETGND = 8 9 \overline{PE} GND = 8 9 \overline{PE}$	74F162ASC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrov
$\overline{MR}$ 1       16 $V_{CC}$ $\overline{SR}$ 1       16 $V_{CC}$ $CP$ 2       15       TC $CP$ 2       15       TC $P_0$ 3       14 $Q_0$ $P_0$ 3       14 $Q_0$ $P_1$ 4       13 $Q_1$ $P_1$ 4       13 $Q_1$ $P_2$ 5       12 $Q_2$ $P_2$ 5       12 $Q_2$ $P_3$ 6       11 $Q_3$ $P_3$ 6       11 $Q_3$ $CEP$ 7       10       CET       CEP       7       10       CET $GND$ 8       9 $\overline{PE}$ $GND$ 8       9 $\overline{PE}$	74F162APC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
$P_1$ 4       13 $Q_1$ $P_1$ 4       13 $Q_1$ $P_2$ 5       12 $Q_2$ $P_2$ 5       12 $Q_2$ $P_3$ 6       11 $Q_3$ $P_3$ 6       11 $Q_3$ CEP       7       10       CET       CEP       7       10       CET         GND       8       9 $\overline{PE}$ GND       8       9 $\overline{PE}$	Ň		
$P_1$ 4       13 $Q_1$ $P_1$ 4       13 $Q_1$ $P_2$ 5       12 $Q_2$ $P_2$ 5       12 $Q_2$ $P_3$ 6       11 $Q_3$ $P_3$ 6       11 $Q_3$ CEP       7       10       CET       CEP       7       10       CET         GND       8       9 $\overline{PE}$ GND       8       9 $\overline{PE}$			
$P_3 = 6$ 11 $-Q_3$ $P_3 = 6$ 11 $-Q_3$ CEP = 7     10 $-CET$ CEP = 7     10 $-CET$ GND = 8     9 $-PE$ GND = 8     9 $-PE$		-	
$\begin{array}{c} CEP \rightarrow 7 \\ GND \rightarrow B \\ \end{array} \begin{array}{c} 10 \rightarrow CET \\ 9 \rightarrow \overline{PE} \\ \end{array} \begin{array}{c} CEP \rightarrow 7 \\ GND \rightarrow B \\ \end{array} \begin{array}{c} 10 \rightarrow CET \\ 0 \rightarrow \overline{PE} \\ \end{array} \begin{array}{c} CEP \rightarrow 7 \\ 0 \rightarrow \overline{PE} \\ \end{array} \begin{array}{c} 10 \rightarrow CET \\ 0 \rightarrow \overline{PE} \\ \end{array}$	F	2 - 5 1	$P_2 - Q_2$ $P_2 - 5$ $12 - Q_2$
GND - 8 9 - PE GND - 8 9 - PE	F	P <sub>3</sub> -6	$P_3 - 6 \qquad 11 - Q_3$
	CE	EP 🗕 7 1	10 - CET CEP - 7 10 - CET
74F160A 74F162A	GN	ID — 8	9 – PE GND – 8 9 – PE
		74F160A	
		THETODA	14F 102A

© 2000 Fairchild Semiconductor Corporation DS009485



www.fairchildsemi.com

2

#### **Functional Description**

The 74F160A and 74F162A count modulo-10 in the BCD (8421) sequence. From state 9 (HLLH) they increment to state 0 (LLLL). The clock inputs of all flip-flops are driven in parallel through a clock buffer. Thus all changes of the Q outputs (except due to Master Reset of the (F160A) occur as a result of, and synchronous with, the LOW-to-HIGH transition of the CP input signal. The circuits have four fundamental modes of operation, in order of precedence: asynchronous reset (F160A), synchronous reset (F162A), parallel load, count-up and hold. Five control inputs-Master Reset (MR, F160A), Synchronous Reset (SR, F162A), Parallel Enable (PE), Count Enable Parallel (CEP) and Count Enable Trickle (CET)-determine the mode of operation, as shown in the Mode Select Table. A LOW signal on MR overrides all other inputs and asynchronously forces all outputs LOW. A LOW signal on SR overrides counting and parallel loading and allows all outputs to go LOW on the next rising edge of CP. A LOW signal on PE overrides counting and allows information on the Parallel Data (Pn) inputs to be loaded into the flip-flops on the next rising edge of CP. With PE and MR (F160A) or SR (F162A) HIGH, CEP and CET permit counting when both are HIGH. Conversely, a LOW signal on either CEP or CET inhibits counting.

The F160A and F162A use D-type edge-triggered flip-flops and changing the  $\overline{SR}$ ,  $\overline{PE}$ , CEP and CET inputs when the CP is in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of CP, are observed.

The Terminal Count (TC) output is HIGH when CET is HIGH and counter is in state 9. To implement synchronous multistage counters, the TC outputs can be used with the CEP and CET inputs in two different ways. Please refer to the F568 data sheet. The TC output is subject to decoding spikes due to internal race conditions and is therefore not recommended for use as a clock or asynchronous reset for flip-flops, counters or registers. In the F160A and F162A decade counters, the TC output is fully decoded and can only be HIGH in state 9. If a decade counter is preset to an illegal state, or assumes an illegal state when power is applied, it will return to the normal sequence within two counts, as shown in the State Diagram.

Logic Equations: Count

State Diagram

15

14

Count Enable = CEP × CET × PE  
TC = 
$$Q_0 \times \overline{Q}_{1} \times \overline{Q}_{2} \times Q_3 \times CET$$

2

10

9


11

#### Mode Select Table

	*SR	PE	CET	CEP	Action on the Rising Clock Edge (∠~)
	L	Х	Х	Х	Reset (Clear)
	Н	L	Х	Х	Load $(P_n \rightarrow Q_n)$
	н	н	н	н	Load $(P_n \rightarrow Q_n)$ Count (Increment)
	н	н	L	Х	No Change (Hold)
	н	н	Х	L	No Change (Hold)
*F	or 74'F1	62A on	ly		•

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial



# Absolute Maximum Ratings(Note 1)

	•
Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +150°C
V <sub>CC</sub> Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$ )	
Standard Output	–0.5V to V <sub>CC</sub>
3-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I <sub>OL</sub> (mA)
ESD Last Passing Voltage (Min)	4000V

# Recommended Operating Conditions

Free Air Ambient	Temperature
Supply Voltage	

0°C to +70°C +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.


Note 2: Either voltage limit or current limit is sufficient to protect inputs.


# **DC Electrical Characteristics**

Symbol	Parameter	Min	Тур	Max	Units	V <sub>CC</sub>	Conditions	
V <sub>IH</sub>	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal	
V <sub>IL</sub>	Input LOW Voltage			0.8	V		Recognized as a LOW Signal	
V <sub>CD</sub>	Input Clamp Diode Voltage			-1.2	V	Min	$I_{IN} = -18 \text{ mA}$	
V <sub>OH</sub>	Output HIGH 10% V <sub>CC</sub>	2.5			v	Min	$I_{OH} = -1 \text{ mA}$	
	Voltage 5% $V_{CC}$	2.7			v	IVIIII	$I_{OH} = -1 \text{ mA}$	
V <sub>OL</sub>	Output LOW 10% V <sub>CC</sub>			0.5	V	Min	I <sub>OL</sub> = 20 mA	
	Voltage			0.5	v	IVIIII	10L - 20 IIIA	
IIH	Input HIGH			5.0	μA	Max	V <sub>IN</sub> = 2.7V	
	Current			5.0	μΛ	IVIAA	v <sub>IN</sub> - 2.7 v	
I <sub>BVI</sub>	Input HIGH Current			7.0	μA	Max	V <sub>IN</sub> = 7.0V	
	Breakdown Test			7.0	μΛ	IVIAA	VIN - 7.0V	
I <sub>CEX</sub>	Output HIGH			50	μA	Max	$V_{OUT} = V_{CC}$	
	Leakage Current			50	μΛ	IVIAX	v001 - vCC	
V <sub>ID</sub>	Input Leakage	4.75			V	0.0	I <sub>ID</sub> = 1.9 μA	
	Test	4.75			v	0.0	All Other Pins Grounded	
I <sub>OD</sub>	Output Leakage			3.75	μA	0.0	$V_{IOD} = 150 \text{ mV}$	
	Circuit Current			5.75	μΛ	0.0	All Other Pins Grounded	
IIL	Input LOW			-0.6	mA	Max	$V_{IN} = 0.5V$ (CP, CEP,P <sub>n</sub> , $\overline{MR}$ (F160A))	
	Current			-1.2	mA	Max	$V_{IN} = 0.5V$ (CET, $\overline{SR}$ (F162A), $\overline{PE}$ )	
I <sub>OS</sub>	Output Short-Circuit Current	-60		-150	mA	Max	$V_{OUT} = 0V$	
I <sub>CC</sub>	Power Supply Current		37	55	mA	Max	V <sub>O</sub> = HIGH	


		T <sub>A</sub> = +25°C			T <sub>A</sub> = -55°C				
Symbol	Parameter		V <sub>CC</sub> = +5.0V			V <sub>CC</sub> = +5.0V		$V_{CC} = +5.0V$	
			C <sub>L</sub> = 50 pF		C <sub>L</sub> = 50 pF		C <sub>L</sub> = 50 pF		4
	Maximum Count Frequency	Min	Тур	Max	Min	Max	Min	Max	N4L I-
IAX	Maximum Count Frequency	90	120	7.5	75	0.0	80	0.5	MHz
ĽH	Propagation Delay, Count	3.5	5.5	7.5	3.5	9.0	3.5	8.5	ns
ΉL	CP to Q <sub>n</sub> (PE Input HIGH) Propagation Delay, Load	3.5	7.5	10.0	3.5	11.5	3.5	11.0	
ĽH	CP to Q <sub>n</sub> (PE Input LOW)	4.0 4.0	6.0 6.0	8.5 8.5	4.0 4.0	10.0 10.0	4.0 4.0	9.5 9.5	ns
PHL	Propagation Delay	5.0	10.0	14.0	5.0	16.5	5.0	9.5	
PLH	CP to TC	5.0	10.0	14.0	5.0	15.5	5.0	15.0	ns
PHL	Propagation Delay	2.5	4.5	7.5	2.5	9.0	2.5	8.5	
PLH	CET to TC	2.5	4.5	7.5	2.5	9.0 9.0	2.5	8.5	ns
PHL PHL	Propagation Delay	2.5	4.5	1.5	2.5	5.0	2.5	0.0	
'HL	MR to Q <sub>n</sub> (74F160A)	5.5	9.0	12.0	5.5	14.0	5.5	13.0	ns
PHL	Propagation Delay								
PHL	MR to TC (74F160A)	4.5	8.0	10.5	4.5	12.5	4.5	11.5	ns
AC O	perating Requirem		T₄ = +25°C	T	• = −55°C to -	+125°C	T <sub>A</sub> = 0°C to	+70°C	
Symbol	Parameter		^		•				Units
Cymbol	Falameter		/ <sub>CC</sub> = +5.0V		V <sub>CC</sub> = +5.0		V <sub>CC</sub> = +		Units
(Ц)	Setup Time, HIGH or LOW	Mir 4.0		ax	Min 5.5	Max	<b>Min</b> 4.0	Max	
<sub>S</sub> (H) <sub>S</sub> (L)	P <sub>n</sub> to CP (74F160A)	4.0			5.5 5.5		4.0 5.0		ns
s(L) s(H)	Setup Time, HIGH or LOW	5.0			5.5		5.0		
<sub>S</sub> (L)	P <sub>n</sub> to CP (74F162A)	5.0					5.0		
	Hold Time, HIGH or LOW	2.0			2.5		2.0		ns
	P <sub>n</sub> to CP	2.0	)				2.0		
<sub>H</sub> (L)	P <sub>n</sub> to CP Setup Time, HIGH or LOW	2.0			2.5		2.0		
<sub>H</sub> (L) <sub>S</sub> (H)	P <sub>n</sub> to CP Setup Time, HIGH or LOW PE or SR to CP	2.0	0		13.5 10.5		2.0 11.5 9.5		
<sub>H</sub> (L) <sub>S</sub> (H) <sub>S</sub> (L)	Setup Time, HIGH or LOW	11.0	0		13.5		11.5		ns
<sub>-1</sub> (L) <sub>S</sub> (H) <sub>S</sub> (L) <sub>-1</sub> (H)	Setup Time, HIGH or LOW PE or SR to CP	11.0 8.5	0		13.5 10.5		11.5 9.5		ns
H(L) S(H) S(L) H(H) H(L)	Setup Time, HIGH or LOW PE or SR to CP Hold Time, HIGH or LOW	11.0 8.5 2.0	0		13.5 10.5 2.0		11.5 9.5 2.0		ns
(H) = H(H) = H	Setup Time, HIGH or LOW PE or SR to CP Hold Time, HIGH or LOW PE or SR to CP	11.0 8.5 2.0 0	0		13.5 10.5 2.0 0		11.5 9.5 2.0 0		
H(L) S(H) S(L) H(H) H(L)	Setup Time, HIGH or LOW PE or SR to CP Hold Time, HIGH or LOW PE or SR to CP Setup Time, HIGH or LOW	11.0 8.5 2.0 0 11.0	0		13.5 10.5 2.0 0 13.0		11.5 9.5 2.0 0 11.5		ns
$_{H}(L)$ $_{S}(H)$ $_{S}(L)$ $_{H}(H)$ $_{H}(L)$ $_{S}(H)$ $_{S}(L)$	Setup Time, HIGH or LOW PE or SR to CP Hold Time, HIGH or LOW PE or SR to CP Setup Time, HIGH or LOW CEP or CET to CP	11.0 8.5 2.0 0 11.0 5.0	0		13.5 10.5 2.0 0 13.0 6.0		11.5 9.5 2.0 0 11.5 5.0		
$H_{H}(L)$ $S_{S}(H)$ $H_{H}(L)$ $H_{H}(L)$ $S_{S}(H)$ $S_{S}(L)$ $H_{H}(H)$ $H_{H}(L)$	Setup Time, HIGH or LOW         PE or SR to CP         Hold Time, HIGH or LOW         PE or SR to CP         Setup Time, HIGH or LOW         CEP or CET to CP         Hold Time, HIGH or LOW         CEP or CET to CP         Hold Time, HIGH or LOW	11.0 8.5 2.0 0 11.0 5.0 0	0 5 0 0		13.5 10.5 2.0 0 13.0 6.0 0		11.5 9.5 2.0 0 11.5 5.0 0		ns
$H_{H}(L)$ $H_{S}(H)$ $H_{H}(H)$ $H_{H}(L)$ $H_{H$	Setup Time, HIGH or LOW         PE or SR to CP         Hold Time, HIGH or LOW         PE or SR to CP         Setup Time, HIGH or LOW         CEP or CET to CP         Hold Time, HIGH or LOW         CEP or CET to CP         Hold Time, HIGH or LOW         CEP or CET to CP	11.0 8.5 2.0 0 11.0 5.0 0 0 0	0 5 0 0		13.5 10.5 2.0 0 13.0 6.0 0 0		11.5 9.5 2.0 0 11.5 5.0 0 0		
$_{H}(L)$ $_{S}(H)$ $_{S}(L)$ $_{H}(H)$ $_{H}(L)$ $_{S}(H)$ $_{S}(L)$ $_{H}(H)$	Setup Time, HIGH or LOW         PE or SR to CP         Hold Time, HIGH or LOW         PE or SR to CP         Setup Time, HIGH or LOW         CEP or CET to CP         Hold Time, HIGH or LOW         CEP or CET to CP         Hold Time, HIGH or LOW         CEP or CET to CP         Cep or CET to CP         Clock Pulse Width (Load)	11.0 8.5 2.0 0 111.0 5.0 0 0 0 0 5.0	0 5 0 0 0		13.5 10.5 2.0 0 13.0 6.0 0 0 5.0		11.5 9.5 2.0 0 11.5 5.0 0 0 5.0		ns
H(L) S(H) S(H) H(H) H(L) S(H) S(H) S(L) H(H) H(L) W(H) W(L)	Setup Time, HIGH or LOW         PE or SR to CP         Hold Time, HIGH or LOW         PE or SR to CP         Setup Time, HIGH or LOW         CEP or CET to CP         Hold Time, HIGH or LOW         CEP or CET to CP         Hold Time, HIGH or LOW         CEP or CET to CP         Clock Pulse Width (Load)         HIGH or LOW	11.1 8.5 2.0 0 111.1 5.0 0 0 0 0 5.0 5.0	0 5 0 0 0 0		13.5 10.5 2.0 0 13.0 6.0 0 0 5.0 5.0		11.5 9.5 2.0 0 11.5 5.0 0 0 5.0 5.0		ns
$\begin{array}{c} {}_{H}(L) \\ {}_{S}(H) \\ {}_{S}(L) \\ {}_{H}(H) \\ {}_{H}(L) \\ {}_{S}(H) \\ {}_{S}(L) \\ {}_{H}(H) \\ {}_{H}(L) \\ {}_{M}(H) \\ {}_{M}(H) \\ {}_{M}(H) \end{array}$	Setup Time, HIGH or LOW         PE or SR to CP         Hold Time, HIGH or LOW         PE or SR to CP         Setup Time, HIGH or LOW         CEP or CET to CP         Hold Time, HIGH or LOW         CEP or CET to CP         Clock Pulse Width (Load)         HIGH or LOW         Clock Pulse Width (Count)	11.1 8.5 2.0 0 111.1 5.0 0 0 0 0 5.0 5.0 5.0 5.0 4.0	0 5 0 0 0 0 0 0 0		13.5 10.5 2.0 0 13.0 6.0 0 0 5.0 5.0 5.0 5.0		11.5         9.5         2.0         0         11.5         5.0         0         5.0         5.0         5.0         5.0         4.0		ns

74F160A • 74F162A





7



Downloaded from Elcodis.com electronic components distributor