

ATOM Family

BM-ATOM1.2-V1.1



Brief Manual of ATOM1.2 Family

4-bit Microcontrollers with Reduced 8051 Architecture

V1.1 Jan. 2010

- CORERIVER Semiconductor reserves the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time.
- CORERIVER shall give customers at least a three month advance notice of intended discontinuation of a product or a service through its homepage.
- Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.
- The CORERIVER products listed in this document are intended for usage in general electronics applications. These CORERIVER products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury.



www.coreriver.com (E-mail: tech@coreriver.com)

Contents

Preliminary

- 1. Product Overview
- Features
- 3. Block Diagram
- 4. Pin Configurations
- 5. Pin Descriptions
- 6. Function Descriptions
 - CPU Descriptions
 - Memory Organization
 - SFR Map and Description
 - Instruction Set Summary
 - CPU Timing
 - ✓ Peripheral Descriptions
 - I/O Ports
 - Clock Configuration
 - Carrier Frequency Generation
 - WDT (Watchdog Timer)
 - Reset Circuit
 - Power Management
 - IAP (In Application Programming)

- 7. Absolute Maximum Ratings
- 8. DC Characteristics
- AC Characteristics
- 10. Package Dimensions
- 11. Product Numbering System
- 12. Supporting Tools

13. Appendix

- A. Instruction Set
- B. SFR Descriptions
- C. Update History



1. Product Overview



♦ ATOM1.2 Family - GC49C501G2 Series (Low Cost, Low Power Application MCU)

Product	Mask-ROM (byte)	FLASH (byte)	EEPROM (byte)	RAM (Nibble)	Volt (V)	Freq. (MHz)	T/C (16bits)	Serial I/O	WDT	REM Output	IR. LED Drive Tr.	I/O Pins	Package	Others	Available Time
GC49C501G2-SO24I	-	1K	(128)	64	1.25~3.6	8	-	·	1	1	Yes	18	24-SOIC	POR Ring OSC ISP/IAP	NOW
GC49C501G2-SJ20I	-	1K	(128)	64	1. <mark>25</mark> ~3.6	8	-	-	1	1	Yes	14	20-SOIC (JEDEC)	POR Ring OSC ISP/IAP	NOW
GC41C501G2-SO24I	1K	-	-	64	1. <mark>25</mark> ~3.6	8	-	1	1	1	Yes	18	24-SOIC	POR Ring OSC	NOW
GC41C501G2-SJ20I	1K	-	-	64	1. <mark>25</mark> ~3.6	8	-	1	1	1	Yes	14	20-SOIC (JEDEC)	POR Ring OSC	NOW

^{*} User may use part of program area (128 bytes) as EEPROM, which can be modified by IAP function during S/W operation.



2. Features

Preliminary

- CPU
 - √ 4-bit reduced 8051 architecture
 - ✓ Continuous program addressing, not paged.
 - √ 51 instructions including push, pop and logic inst.
 - ✓ Instruction cycle : F_{sys}/6
 - ✓ Multi-level subroutine nesting with RAM based stack.
- On-chip Memories
 - ✓ FLASH: 1024 bytes (including 128 EEPROM)
 - ✓ RAM : 64 nibbles (including stack)
- ISP (In System Programming) of FLASH
- IAP (In Application Programming) of FLASH
- I/O Ports
 - ✓ P0 : 4-bit parallel I/O (Open drain output)
 - ✓ P1 : Parallel I/O (Open drain output) 4-bit for 24-pin, 2-bit for 20-pin.
 - ✓ P2, P3 : 4-bit parallel/bit-selectable I/O (Open drain output)
 - ✓ P4 : 2-bit Parallel I/O (Open drain output). for 24-pin packages.
- Package
 - ✓ 24-pin SOIC
 - ✓ 20-pin SOIC

- REM output (Remote control transmitter)
 - ✓ Built-in Transistor for I.R. LED Drive
 - ✓ I_{OL} = 300 mA (Max.) at V_{DD} = 3V and V_{O} = 0.4V
- Carrier Pulse Generation: 7 types
- Built-in Oscillator
 - ✓ Crystal/Ceramic resonator
 - ✓ Internal Ring oscillator : 8MHz
- Built-in Reset
 - ✓ Power-on Reset
 - ✓ WDT (Watch-Dog Timer) Reset
 - ✓ Clock switching reset
- Power Management
 - ✓ Power-down (stop) mode
 - Release stop by input changes
- Power Consumption
 - ✓ Stop mode : <0.1uA (Typ.) at 2.0V
 - 1 uA (Max.) at 3.0V
 - ✓ Normal mode : 400 uA (Typ.) at 2.0V, $F_{SYS} = 4 \text{ MHz}$
- Operating frequency vs. voltage
 - \checkmark Max. F_{SYS} = 8 MHz (2.7 V \le V_{DD} \le 3.6V)
 - \checkmark Max. F_{SYS}= 4 MHz (1.8 V ≤ V_{DD} < 2.7V)
 - \checkmark Max. F_{SYS}= 0.6 MHz (1.25 V ≤ V_{DD} < 1.8V)
- Operating temperature : -40 °C ~ 85 °C
- ESD protection up to 2,000V
- Latch-up protection up to ±200mA




ATOM1.2 Family

[4]

Preliminary


3. Block Diagram (24-PIN)





Preliminary


3. Block Diagram (20-PIN)





4. Pin Configurations

Preliminary





5. Pin Description (20-pin/24-pin)

Preliminary

Symbol	Direction	Description	Remark
V_{DD}	Power	Power Supply	
V_{SS}	Power	Ground	
REM	Output	Output for IR LED drive Transistor. The transistor is n-channel device.	
TV _{SS}	Power	Ground for IR LED drive Transistor	
ΧI	Input	Input to the inverting oscillator amplifier.	
ХО	Output	Output from the inverting oscillator amplifier.	
P4[3:2]	Input/Output	Parallel Input/Output port (Only for 24-pin packages) Each bit can be individually set or cleared. Schmitt Trigger input and open-drain output with internal pull-up TR.	
P0[3:0]	Input/Output	Parallel Input/Output port. Schmitt Trigger input and open-drain output with internal pull-up TR. The STOP mode is released by "L" input of each pin.	
P1[1:0]	Input/Output	Parallel Input/Output port. Schmitt Trigger input and open-drain output with internal pull-up TR. The STOP mode is released by "L" input of each pin.	
P1[3:2]	Input/Output	Parallel Input/Output port (Only for 24-pin packages) Schmitt Trigger input and open-drain output with internal pull-up TR. The STOP mode is released by "L" input of each pin.	
P2[3:0]	Input/Output	Parallel Input/Output port. Each bit can be individually set or cleared. Schmitt Trigger input and open-drain output with internal pull-up TR. P2 can be configured as a push-pull output port. P2[0] and P2[1] are also used for ISP of FLASH memory.	
P3[3:0]	Input/Output	Parallel Input/Output port. Each bit can be individually set or cleared. Schmitt Trigger input and open-drain output with internal pull-up TR.	



ATOM1.2 Family

[8]

6.1. Memory Organization

Preliminary

Address Space


- Program memory: 1K Bytes.Continuously addressed by Byte.
- ✓ Indirect data memory : 64 Nibbles. Bit accessible.
- ✓ Special function registers : 16 Registers. Directly addressed.
- ✓ Indirect function flags : 16 bits. Bit position is selected by DPL.

[Program Memory Map]



[Special Function Register Map]

P3	CKCFG	IOCFG	-
P2	IAPCON	GDL	GDH
P1	REMC	SPL	SPH
P0	P4	DPL	DPH
	P2 P1	P2 IAPCON P1 REMC	P2 IAPCON GDL P1 REMC SPL



[Indirect Function Flag Map]

15	14	13	12	11	10	9	8
STOP	SLEEP	WDTE	WDTR	MAP1	MAP0	P4.2	P4.3
7	6	5	4	3	2	1	0
P3.3	P3.2	P3.1	P3.0	P2.3	P2.2	P2.1	P2.0

CORERIVER

ATOM1.2 Family

[9]

6.2. SFR Brief Description

Preliminary

Register	Address	Description	Power-On Reset Value	Other Reset Value
P0	00H	Port 0 output register.	1111	1111
P4	01H	Port 4 output register.	11	11
DPL	02H	The low nibble of data pointer (DPTR).	0000	0000
DPH	03H	The high nibble of data pointer (DPTR).	00	00
P1	04H	Port 1 output register.	1111	1111
REMC	05H	REM output control register.	0000	0000
SPL	06H	The low nibble of stack pointer (SP).	1111	1111
SPH	07H	The high nibble of stack pointer (SP).	01	01
P2	08H	Port 2 output register.	1111	1111
IAPCON	09H	IAP (In Application Programming) Control register. Can be accessed only if MAP1 is set and MAP0 is cleared.	0000	0000
GDL	0AH	The low nibble of general purpose data register	0000	0000
GDH	0BH	The high nibble of general purpose data register	0000	0000
P3	0CH	Port 3 output register.	1111	1111
CKCFG	0DH	The clock configuration register. Initialized only by power-on-reset.	0000	uuuu
IOCFG	0EH	The I/O port configuration register. Initialized only by power-on-reset.	0000	uu0u
-	0FH	Reserved		

^{-:} Unimplemented bit. Read as 0.

u: Remains unchanged.



ATOM1.2 Family

[10]

6.2. Indirect Function Flag (IFF) Description

Preliminary

- Indirect Function Flag (IFF)
 - ✓ Write only, access using the instructions: MOV L, #n, SETB @L, CLR @L
 - ✓ The individual set/clear of ports is available only if the package type supports corresponding parallel port.

Flag	Address (DPL)	Description	Reset Value
STOP	15	Enter stop mode. Not set until all pins of P0 and P1 are high.	0
SLEEP	14	Enter sleep mode. Released by WDT reset.	0
WDTE	13	Enable flag of WDT. If this flag is cleared, WDT stops running and holds the state. This flag can be modified if and only if MAP1 bit is set and MAP0 bit is cleared. This flag is also set by H/W when user sets SLEEP flag or writes IAPCON SFR.	1
WDTR	12	Reset Watch Dog Timer. Set by S/W. Cleared by H/W after WDT is reset.	0
MAP1	11	Address map extension bit 1 for SFR/IFF.	0
MAP0	10	Address map extension bit 0 for SFR/IFF. Do not set this flag for the future compatibility.	0
P4.2	9	Individual bit set/clear for P4	1
P4.3	8	Individual bit set/clear for P4	1
P3.3	7	Individual bit set/clear for P3	1
P3.2	6	Individual bit set/clear for P3	1
P3.1	5	Individual bit set/clear for P3	1
P3.0	4	Individual bit set/clear for P3	1
P2.3	3	Individual bit set/clear for P2	1
P2.2	2	Individual bit set/clear for P2	1
P2.1	1	Individual bit set/clear for P2	1
P2.0	0	Individual bit set/clear for P2	1



ATOM1.2 Family

[11]

6.3. Instruction Set Summary (1/2)

Preliminary

Refer to Appendix A (Instruction Set) for more details.

Туре	Instruction	Description
Arithmetic	ADD A, #data INC A DEC A ADD A, @DP ADDC A, @DP SUB A, @DP INC @DP DEC @DP	Add data to ACC. Increment ACC. Decrement ACC. Add the indirect memory nibble to ACC. Add the indirect memory nibble to ACC with the Carry in C. Subtract the indirect memory nibble from ACC. Increment the indirect memory nibble. Decrement the indirect memory nibble.
Logical	CLR A CPL A RRC A ANL A, @DP ORL A, @DP XRL A, @DP	Clear ACC. Complement ACC. Rotate right ACC with Carry flag. Logical AND for ACC and the indirect memory nibble. Logical OR for ACC and the indirect memory nibble. Logical Exclusive-OR for ACC and the indirect memory nibble.
Data Transfer	MOV dir, A MOV A, dir MOV A, @DP MOV A, #data MOV L, @DP MOV @DP, A MOVI @DP, A XCH A, @DP MOVI @DP, #data MOV L, #data MOV L, #data PUSH A POP A	Move ACC to the special function register. Move the special function register to ACC. Move the indirect memory nibble to ACC. Move data to ACC. Move the indirect memory nibble to DPL. Move ACC to the indirect memory nibble. Move ACC to the indirect memory nibble and increment the data pointer (DPH,DPL). Move ACC to the indirect memory nibble and decrement the data pointer (DPH,DPL). Exchange ACC and the indirect memory nibble. Move data to the indirect memory nibble and increment the data pointer (DPH,DPL). Move data to DPL. Move data to DPH. Push ACC to stack. Pop stack to ACC.



ATOM1.2 Family

[12]

6.3. Instruction Set Summary (2/2)

Preliminary

Refer to Appendix A (Instruction Set) for more details.

Туре	Instruction	Description
Branch	CJNE @DP, #data, rel CJNE L, #data, rel CJNE A, dir, rel CJNE A, @DP, rel CJLE A, @DP, rel CJNE A, #data, rel DJNZ A, rel JB bit, rel JNB bit, rel JC rel JNC rel JMP addr CALL addr RET NOP	Jump if the indirect memory nibble is not equal to the data. Jump if DPL is not equal to the data. Jump if ACC is not equal to the special function register. Jump if ACC is not equal to the indirect memory nibble. Jump if ACC is less than or equal to the indirect memory nibble. Jump if ACC is not equal to the data. Decrement ACC. Jump if the result is not zero. Jump if the indirect memory bit is 1. Jump if the indirect memory bit is 0. Jump if C is 1. Jump if C is 0. Jump to given address. Call subroutine. Return from subroutine. No operation.
Bit & Misc.	SETB @L CLR @L SETB bit CLR bit SETB C CLR C INC DPTR DEC DPTR	Set the indirect function flag. Clear the indirect function flag. Set the indirect memory bit. Clear the indirect memory bit. Set Carry flag. Clear Carry flag. Increment the data pointer. Decrement the data pointer.




ATOM1.2 Family

[13]

6.4. CPU Timing

Preliminary

- CPU takes 6 clocks for a machine cycle.
- ♦ Any instruction except branch instructions completes in one machine cycle.
- ◆ All branch instruction consumes 2 machine cycles whether the branch is taken or not.
- ◆ The state of SFR, I/O ports, or IFF flags changes at the end of an instruction (S6).






6.5. I/O Ports : PORT0 ~ PORT4

Preliminary

- All ports are initialized asynchronously on power-up.
- Pull-up enable and input by default (reset).
- Open drain active low output.
- ◆ P2[3:0] may be configured as push-pull output port.
- CPU always write to SFR register, but reads port pin.
- Retains the previous state in stop mode or sleep mode.





ATOM1.2 Family [15]

6.5. I/O Ports: Mapping

Preliminary


- ◆ IOCFG
 - ✓ This SFR is initialized to default state only by power-onreset. Only the P2OEN bit is cleared by other resets.
- XI/XO

✓ **IOCFG** (0Eh) : I/O Port Configuration Register

IOMAP1	IOMAP0	P2OEN	-
R/W(0)	R/W(0)	R/W(0)	R/W(0)

- P2OEN: Configure P2 as a push-pull output port.
- IOMAP[1:0] : Configure I/O ports mapping .

IOMAP 1	IOMAP0	Ports Mapping
0	0	Default.
0	1	Optional 20-pin I/O Port Mapping
1	0	Optional 24-pin I/O Port Mapping
1	1	Reserved






ATOM1.2 Family [16]

Preliminary

6.5. I/O Ports: I/O Mapping

- User may select I/O port mapping by setting IOCFG SFR.
- The functionality of each I/O pins is the same for any mapping.
- This configuration option is useful when the pin-to-pin compatibility with existing devices is essential.



CORERIVER

ATOM1.2 Family

[17]

6.6. Clock Configuration


Preliminary

- Two System Clock Sources: Internal Ring OSC. or External Resonator/Crystal
- Default System Clock is Ring OSC.
- When user changes the clock source (XT/RG bit), internal reset is generated.
- Internal reset does not affect CKCFG.
- ◆ The configuration SFR (CKCFG) is initialized by power-on reset.
- User may change clock frequency during operation by changing divide option.

✓ CKCFG (0Dh) : The clock configuration register.

XT/RG	DIV2	DIV1	DIV0
R/W(0)	R/W(0)	R/W(0)	R/W(0)

- XT/RG : System clock source selection.
 - 0 = Internal Ring oscillator is selected as system clock. External clock osc. is disabled.
 - 1 = External clock is selected as system clock.
 Internal Ring oscillator is disabled.
 Do not set this bit for 8-pin devices.
- DIV[2:0]: System clock divider selection.



DIV2	DIV1	DIV0	F _{SYS}
0	0	0	F _{osc}
0	0	1	F _{OSC} /2
0	1	0	F _{OSC} /4
0	1	1	F _{OSC} /8
1	0	0	F _{osc} /16
1	0	1	F _{OSC} /32
1	1	0	F _{OSC} /64
1	1	1	-




ATOM1.2 Family


[18]


6.6. Clock Configuration: Guideline

Preliminary

- Resonator / Crystal Oscillator
- Oscillator Module
- ♦ Internal Ring Oscillator







CORERIVER

ATOM1.2 Family

6.7. Carrier Frequency Generation

Preliminary

Support 7 types of carrier frequency.


✓ **REMC** (05h) : The REM Output Control Register.

REME	REME PG2		PG0	
R/W(0)	R/W(0)	R/W(0)	R/W(0)	

• PG[2:0] : Carrier Frequency Selection.

• REME : REM Output Enable.

REME	PG2	PG1	PG0	Transmission Control (REMI)
0	Х	Х	Х	0 (Disable)
1	0	0	0	$1/T = F_{SYS}/12$, $T1/T = 1/3$
1	0	0	1	$1/T = F_{SYS}/8$, $T1/T = 1/2$
1	0	1	0	$1/T = F_{SYS}/12$, $T1/T = 1/4$
1	0	1	1	1 (No Carrier)
1	1	0	0	$1/T = F_{SYS}/12$, $T1/T = 1/2$
1	1	0	1	$1/T = F_{SYS}/8$, $T1/T = 1/4$
1	1	1	0	1/T = F _{SYS} /11, T1/T = 4/11
1	1	1	1	1 (No Carrier)




CORERIVER

6.7. Carrier Frequency Generation

Preliminary

Waveform Example

- ✓ REM output is the inverse of REMI*
- ✓ External IR. LED is turned on when REMI* is high since the Tr. is N-Type,





6.8. WDT (Watchdog Timer)

Preliminary

WDT

- Free running counter which resets CPU every 2¹⁷ system clock cycles.
- Although the counter length is fixed, WDT overflow period may vary according to the current frequency of system clock.
- ✓ WDT is halt in STOP mode or disabled by user.

WDT is reset by

- ✓ User S/W set WDTR bit in IFF[12]. WDTR bit is automatically cleared by H/W after WDT is reset.
- ✓ Internal reset caused by any source is activated.
- Entering SLEEP mode.
- ✓ Start of FLASH programming (erase/write) by IAP.

Run Control of WDT

- ✓ WDT may be disabled if WDTE flag in IFF[13] is cleared.
- ✓ When disabled WDT holds the state before.
- ✓ User can modify WDTE if and only if MAP1 flag in IFF[11] is set and MAP0 flag in IFF[10] is cleared.
- ✓ WDTE is set by internal reset and also set by H/W when user sets SLEEP flag in IFF[14] or writes IAPCON SFR.

Program Sequence to disable WDT

MOV L, #11

SETB @L ; Enable MAP1

MOV L, #13

CLR @L ; Disable WDT

MOV L, #11

CLR @L ; Disable MAP1

[Example of WDT Period]

XT/RG	DIV2	DIV1	DIV0	F _{OSC} (MHz)	F _{SYS}	WDT Period (ms)
1	0	1	1	3.64	F _{OSC} /8	288
0	0	0	0	7.28	F _{osc}	18
0	1	1	0	7.28	F _{osc} /64	1152




ATOM1.2 Family

[22]

6.9. Reset Circuit

Preliminary

- Reset Sources
 - ✓ Power-on Reset (POR) when Power-Up.
 - ✓ STOP mode Wake-up by changes in input port P0 or P1.
 - ✓ WDT Overflow for abnormal condition or SLEEP mode.
 - ✓ Clock source change (State change of CKCFG[3]).
- Device Reset Timer
 - ✓ Once set, internal reset remains high until the DRT (Device Reset Timer) is expired.
 - ✓ The reset time depends on the configuration of system clock in CKCFG SFR.
 - ✓ For an instance, the period for 2^{12} is 9 ms when F_{SYS} is 455 KHz.
 - ✓ Note that CKCFG is not affected by internal reset.
 - ✓ For power-on reset, the reset time is about 10 ms (VDD = 3V).



CORERIVER

ATOM1.2 Family

[23]

6.10. Power Management: 3 Modes

Preliminary

- Active Mode
 - ✓ CPU and peripheral are running.
- Sleep Mode
 - ✓ Only WDT is running.
 - ✓ I/O ports hold the state before sleep mode.
 - ✓ Wake-up by WDT overflow.
 - ✓ The longest period of WDT overflow is 1.1 second when the internal RING clock is used.
 - Device is reset.

Stop Mode

- ✓ All of the device function including external clock oscillator stops running.
- ✓ I/O ports hold the state before stop mode.
- ✓ Wake-up by input pin (P0, P1) changes.
- ✓ Device is reset.



ATOM1.2 Family

[24]

6.11. In Application Programming (IAP)

Preliminary

In Application Programming

- User S/W can read or modify specific regions of FLASH with IAP function during operation.
- ✓ The EEP0/1 regions may be used as program memory or data memory.
- CPU is halt during IAP and continues execution after IAP from the next instruction which set IAPCON.
- It takes 6 system clocks to read a byte with IAP.
- ✓ It takes about 2 ms to write(erase) a byte with IAP.
- ✓ When user attempts to write IAPCON, WDTE bit in IFF[13] is also set.
- ✓ If IAP operation is erase or write, WDT is reset before the programming is started.

IAP Related SFR

- ✓ DPH / DPL : Least significant 6-bit address for IAP.
- ✓ GDH / GDL : 8-bit data buffer for read or write by IAP.
- ✓ IAPCON : IAP control SFR. Automatically cleared to zero after IAP is done.

IAP Enable Condition

- ✓ IAP can not erase or write INFO region.
- ✓ IAPCON can be written if and only if
 - MAP0 bit in IFF[10] is cleared,
 - MAP1 bit in IFF[11] is set,
 - and corresponding bit in CFGWD[2:1] is set.
- When IAP is blocked by above condition, "MOV IAPCON, A" instruction is like "NOP" instruction.

✓ IAPCON (09h) : IAP Control Register

RGS1	RGS0	OPS1	OPS0
R/W(0)	R/W(0)	R/W(0)	R/W(0)

RGS[1:0] : Select IAP region

• OPS[1:0] : Select IAP function

RGS1	RGS0	IAP Region
0	0	EEPO (0x1C0 ~ 0x1FF)
0	1	EEP1 (0x3C0 ~ 0x3FF)
1	0	INFO (0x0 ~ 0x7)
1	1	Reserved

OPS1	OPS0	IAP Function
0	0	No operation
0	1	Byte Read
1	0	Byte Erase
1	1	Byte Write

CORERIVER

ATOM1.2 Family [25]

6.11. In Application Programming (IAP)


Preliminary

- Electrical Characteristic of IAP
 - ✓ Note that the program time depends on the configuration of system clock frequency.
 - ✓ If the system clock frequency is out of IAP range, user need to change F_{SYS} before and after IAP by configuring CKCFG SFR.

Parameter	Symbol	MIN	TYP	MAX	Unit
Power Supply Voltage	V_{DD}	2.7	3.3	5.0	٧
System Clock Frequency	F _{SYS}	5	8	11	MHz
Write /Erase Time	Тр	1.5	2.0	3.3	ms

FLASH Regions

EEPROM area is a part of program memory.



Information Region

ADDRESS	0	1	2	3	4	5	6	7
Mnemonic	CFGWD							

- ✓ The first byte contains CFGWD
- ✓ May be used to store user ID, or checksum, etc.
- Only the full chip erase function of ISP can erase this region.

CFGWD : Configuration Word

- ✓ CFGWD[0] (ISP_LOCK) : Disable read, write, or erase by ISP except the full chip erase.
- ✓ CFGWD[1] (IAP_RE) : Enable read by IAP.
- ✓ CFGWD[2] (IAP_PE) : Enable write or erase by IAP.



ATOM1.2 Family

[26]

7. Absolute Maximum Ratings

Preliminary

♦ Absolute Maximum Ratings

Symbol	Parameter	Rating	Unit
V _{DD}	DC supply voltage	-0.3 to 5.0	V
V _{IN}	DC input voltage	-0.3 to V _{DD} +0.3	V
V _{OUT}	DC output voltage	-0.3 to V _{DD} +0.3	V
	DC output high ourrent	One I/O pin active : -25	
I _{OH}	DC output high current	All I/O pin active : -100	mA
ı	DC output low ourrent	One I/O pin active : 30	mA
I _{OL}	DC output low current	All I/O pin active : 150	mA
T _{STG}	Storage temperature	-55 to 125	°C

Recommended Operating Conditions

Symbol	Parameter	Rating	Unit
V_{DD}	DC supply voltage	1.25 to 3.6	V
T_A	Operating temperature	-40 to 85	°C



ATOM1.2 Family

[27]

8. DC Characteristics



* TA = = -40 $^{\circ}$ C ~ +85 $^{\circ}$ C unless otherwise specified.

Danamatan	Comple at	J. Dim	Conditions		l lmit		
Parameter	Symbol	Pin	Conditions	Min.	Тур.	Max.	Unit
Input Low Voltage	V _{IL1}	P0, P1, P2, P3, P4	$V_{DD} = 3V$	-0.3	-	0.2V _{DD} -0.1	V
Input high Voltage	V _{IH1}	P0, P1, P2, P3, P4	$V_{DD} = 3V$	0.2V _{DD} +1.0	-	V _{DD} +0.3	V
Input High Leakage Current	I _{IH}	All pins except XI, XO	$V_{IN} = V_{DD}$	-1	-	+1	μА
Output Low Voltage	V _{OL}	P0, P1, P2, P3, P4	I _{OL} = 8mA @V _{DD} =3V	-	-	0.3V _{DD}	V
Output Low Voltage	V _{OL2}	REM	I _{OL2} = 280mA @V _{DD} =3V	-	-	0.4	V
Output High Voltage	V _{OH}	P2 (Configured as push-pull output)	I _{OH} = -0.3mA @V _{DD} =3V	0.7V _{DD}	-	-	V
Output High Voltage	V _{OHP}	Pull-up current	I _{OHP} = -50uA @V _{DD} =3V	0.7V _{DD}	-	-	V
Pin Capacitance	C _{IO}	All	$V_{DD} = 3V$	-	10	-	pF



ATOM1.2 Family


[28]

9. AC Characteristics

Preliminary

* TA = -40 $^{\circ}$ C \sim +85 $^{\circ}$ C unless otherwise specified. TBD = To Be Determined.

D	Complete	Pin	Conditions		Unit		
Parameter	Symbol		Conditions	Min.	Тур.	Max.	Unit
Oscillator Frequency (External Clock)	F _{osc}	XI, XO	$1.25~\textrm{V} \leq \textrm{V}_\textrm{DD} \leq 3.6~\textrm{V}$	TBD	3.64	TBD	MHz
System Frequency	F _{SYS}	$F_{SYS} = F_{OSC} / N$, $(1 \le N \le 64)$	$2.7 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V}$	-	-	8	
			$1.8 \text{ V} \le \text{V}_{\text{DD}} < 2.7 \text{ V}$	-	-	4	MHz
			$1.25 \text{ V} \le \text{V}_{DD} < 1.8 \text{ V}$	-	-	0.6	
External Input Width	t _{INT}	P0, P1, P2, P3, P4	$1.8 \text{ V} \leq \text{V}_{DD} \leq 3.6 \text{ V}$	12	-	-	F _{SYS}







ATOM1.2 Family


[29]

10. Package Dimensions












[24-SOIC]

Symbol	Dim	ension in Ind	ches	Dimension in mm					
	Min.	Nom.	Max.	Min.	Nom.	Max.			
A	0.094	0.098	0.102	2.40	2.50	2.60			
A ₁	0.004	0.008	0.012	0.10	0.20	0.30			
b	0.014	0.017	0.019	0.36	0.42	0.49			
D	-	0.550	-		13.97	-			
E	0.291	0.295	0.299	7.40	7.50	7.60			
H _D	0.598	0.598 0.606		15.20	15.40	15.60			
HE	0.398	0.406	0.413	10.10	10.30	10.50			
L	0.004	0.010	0.016	0.10	0.10 0.25				
а	0°		8°	0°	-	8°			
е		0.050 BSC		1.27 BSC					







[20-SOIC (JEDEC)]

Symbol	Dim	ension in Inc	ches	Dimension in mm					
Symbol	Min.	Nom.	Max.	Min.	Nom.	Max.			
Α	-					2.7			
Α,	0.004		-	0.1		-			
b	0.013 0.016		0.020	0.324	0.4	0.51			
E	0.264 0.295		0.324	6.71	7.5	8.23			
H _D	0.495	0.504	0.512	12.57	12.8	13			
H _E	0.394	0.406	0.419	10.0	10.3	10.643			
L	0.016	0.016 -		0.406	0.406 -				
а	0° -		8°	0°	8°				
е		0.050 BSC		1.27 BSC					

- Notes:

 1. Dimension D & E include mold mismatch and are determined at the mold parting line.

 2. General appearance spec. should be based on final visual inspection spec.




ATOM1.2 Family

[30]

11. Product Numbering System


Preliminary





12. Supporting tools

Preliminary





Appendix A : Instruction Set (1/19)

Preliminary

Abbreviations and Symbols

Symbol	Description	Symbol	Description
PC	The program counter.	(PC)	The contents of PC.
А	The accumulator register (ACC).	(A)	The contents of ACC.
С	The carry flag.	(C)	The contents of C.
SP	The stack pointer register. Concatenation of SPH and SPL.	M[SP]	The contents of RAM addressed by SP.
(DP)	The contents of DPTR.	(SP)	The contents of SP.
DP	The data pointer register (DPTR). Concatenation of DPH and DPL.	M[DP]	The contents of RAM addressed by DPTR.
Н	The high nibble of the data pointer (DPH).	(H)	The contents of DPH.
L	The low nibble of the data pointer (DPL).	(L)	The contents of DPL.
F[L]	The contents of indirect function flag (IFF) addressed by DPL.	rel	8-bit signed displacement value for relative branch (-128 \leq rel \leq 127).
#data	4-bit data operand	addr	12-bit absolute branch address.
dir	4-bit direct address of SFRs (0 \leq dir \leq 15)	R[dir]	The contents of SFR or read value of ports.
bit	2-bit pointer of the bit in data memory addressed by DPTR (0 \leq bit \leq 3).	M[DP].bit	The value of memory bit which is addressed by DPTR and bit.
@	Prefix for indirect address	Pm.n	Value of bit n of I/O port m.
\leq	Less than or equal to		Value of PC for current instruction.
←	Transfer	\leftrightarrow	Exchange
=	Equal to	≠	Not equal to
>	Greater than	<	Less than
+	Addition	_	Subtraction
&	Bitwise logical AND		Bitwise logical OR
^	Bitwise logical Exclusive-OR	~	Bitwise logical complement
{b,b}	Concatenation of bits		



ATOM1.2 Family

[33]

Appendix A : Instruction Set (2/19)

Preliminary

OPCODE Map

H	0	1	2	3	4	5	6	7	8	9	А	В	С	D	E	F
0	NOP	SETB C	PUSH A	POP A	INC DPTR	DEC DPTR	INC @DP	DEC @DP	ADD A, @DP	ADDC A, @DP	CPL A	SUB A, @DP	ANL A, @DP	ORL A, @DP	XRL A, @DP	RRC A
1	CLR C INC A ADD A, #data											DEC A				
2	MOV L, #data															
3	MOV H, #data															
4	MOVI @DP, #data															
5	CLR A MOV A, #data															
6	MOV dir, A															
7	MOV A,	dir														
8	MOV A, A, A BDP A MOV A MOV BDP, A MOV BDP, A CLR BETB BL CLR bit SETB bit															
9	RET DJNZ A, rel A, @D A, @D P, rel JNC rel JNB bit, rel JB bit, rel JB bit, rel															
А	A CJNE L, #data, rel															
В	CJNE @	DP, #data	a, rel													
С	CJNE A,	#data, re	el													
D	CJNE A, dir, rel															
E	JMP add	dr														
F	CALL ad	ldr														



ATOM1.2 Family

[34]

Appendix A : Instruction Set (3/19)

Preliminary

ADD A, #data		ADDC A, @DP
Binary Code	0001 dddd	Binary Code 0000 1001
Description	Adds the 4-bit data to the Accumulator. The result is stored in Accumulator. When adding unsigned integers, the carry flag indicates an overflow.	Description Simultaneously adds the contents of indirect data memory, the carry flag and the Accumulator. The result is stored in Accumulator. When adding unsigned integers, the carry flag
Operation	(A) ← (A) + #data	indicates an overflow.
Carry Flag	Set if a carry occurred, cleared otherwise.	Operation (A) \leftarrow (A) + M[DP] + (C)
Bytes	1	Carry Flag Set if a carry occurred, cleared otherwise.
Cycles	1	Bytes 1
Example	CLR A ; Clear ACC	Cycles 1
	ADD A, #2 ; Add 2 to ACC. ACC contains 2.	Example ; Assumes M[DP] contains 2 and C is 1.
ADD A, @DP		MOV A, #8 ; Set ACC as 8.
Binary Code	0000 1000	ADDC A, @DP; The result, 11 is stored in ACC.
Description	Adds the contents of indirect data memory to the Accumulator. The result is stored in Accumulator. When adding unsigned integers, the carry flag indicates an overflow.	
Operation	$(A) \leftarrow (A) + M[DP]$	
Carry Flag	Set if a carry occurred, cleared otherwise.	
Bytes	1	
Cycles	1	
Example	; Assumes M[DP] contains 2 MOV A, #8 ; Set ACC as 8. ADD A, @DP ; The result, 10 is stored in ACC.	
		4 TO 444 0 E # [0E]

CORERIVER

ATOM1.2 Family

[35]

Appendix A : Instruction Set (4/19)

Preliminary

Binary Code Description ANL performs the bitwise logical-AND operation between the indirect data memory and ACC. The result is stored in Accumulator. Operation Carry Flag Bytes Cycles I Example ANL A, ⊕DP; The result, 2 is stored in ACC. ANL A, ⊕DP; The result, 2 is stored in ACC. ANL A, ⊕DP; The result, 2 is stored in ACC. Binary Code Binary Code Description Description Description Unconditionally calls a subroutine located at the indicated 12-bit address. The instruction increments the PC twice to obtain the address of the following instruction, then push the result onto the stack (low-order nibble first). The stack pointer is incremented three times. The destination address is obtained by concatenating four low-order bits of the opcode byte and the second byte of the instruction. Operation (PC) ← (PC) + 2 (SP) ← (SP) + 1 M[SP] ← (PC ₃₋₀) (SP) ← (SP) + 1 M[SP] ← (PC ₁₋₄) (SP) ← (SP) ← (SP) + 1 M[SP] ← (PC ₁₋₄) (SP) ← (SP	ANL A, @DP					CALL addr							
between the indirect data memory and ACC. The result is stored in Accumulator. Operation Carry Flag Bytes Example Example Example ANL A, @DP; The result, 2 is stored in ACC. ANL A, @DP; The result, 2 is stored in ACC. ANL A, @DP; The result, 2 is stored in ACC. Indicated 12-bit address. The instruction increments the PC twice to obtain the address of the following instruction, then push the result onto the stack (low-order nibble first). The stack pointer is incremented three times. The destination address is obtained by concatenating four low-order bits of the opcode byte and the second byte of the instruction. Operation (PC) \leftarrow (PC) + 2 (SP) \leftarrow (SP) + 1 M[SP] \leftarrow (PC ₃₋₀) (SP) \leftarrow (SP) + 1 M[SP] \leftarrow (PC ₁₊₈) (SP) \leftarrow (SP) + 1 M[SP] \leftarrow (PC ₁₊₈) (PC) \leftarrow addr Carry Flag Not affected. Bytes 2 Cycles Example CALL SUBR; Call subroutine located	Binary Code	0000	1100		Binary Code 1111 aaaa aaa aaaa								
	Operation Carry Flag Bytes Cycles	ANL perf between The resu (A) ← (A Not affect 1 1 ; Assume MOV A, 5	orms the the indirection of the	ect data memory and ACC d in Accumulator. et	<u>S</u> .	Operation Carry Flag Bytes Cycles	Unconditindicated incremer of the foresult on The stace The dest concater opcode instruction (PC) — ((SP) — ((M[SP] — (SP) — (M[SP] — (PC) — a Not affect 2	tionally can the policy to the stank pointer tination acting four byte and the policy tended to the policy tended	Ils a subro ddress. The twice to struction, ack (low-o is increme ddress is control of the r low-orded he second	butine located instruction obtain the pusting three obtained three obtained is the pusting of th	cion e address h the lee first). ee times. by the the		



ATOM1.2 Family [36]

Appendix A: Instruction Set (5/19)

Preliminary

CJLE A, @DP, rel						CJNE @DP, #data	rel				
Binary Code	1001	0011	rrrr	rrrr		Binary Code	1011	dddd	rrrr	rrrr	
Description	memory, less than The bran the signed second be increment instruction that affect the carry	and bran or equal ach destinated relative byte of the on. The country ted by con y flag is se	ches if the to that in ation is conditional in conditional in the second	e value in memory imputed I ment in the on to the start of the both ope	by adding ne PC, after ne next erands are	Description	and data branches The bran the signe second k increment instruction not affect The carr	in four lost in four lost if their vanch desting the lost of the lost. The control of the lost of the	ow-order balues are ation is conditional ation is conditional ation is conditional ation. The struction is conditional ation is conditional ation in the struction is conditional ation.	not equal properties of the computed of the computed of the computed of the compute of the compu	I. by adding ne PC, after ne next memory is
Operation	$(PC) \leftarrow (PC) \leq IF(A) \leq IF(A)$		HEN (PC)	← (PC) -	+ rel			alue of th	ne data; ot	_	
Carry Flag	IF (A) =		HEN (C) ·			Operation	(PC) ← IF M[DP]		n THEN (P	C) ← (PC) + rel
Bytes	2					Carry Flag	IF M[DP]] < #data	THEN (C)) ← 1	
Cycles	2					, c			ELSE (C		
Example			contains 1			Bytes	2				
		@DP, CMF	LE; Brar	nches to (A) > M[D		Cycles	2				
CMP_LE: CMP_EQ:	JC CMP_ 	_EQ	; ; IF (A	.) < M[DF .) = M[DF	P]	Example	CJNE @I	OP, #8, CI	; IF	ranches t M[DP] =	
			·	_		CMP_NE:	JC CMP _.	_LT	; IF	ranches to M[DP] > M[DP] <	



ATOM1.2 Family

[37]

Appendix A: Instruction Set (6/19)

Preliminary

CJNE A, #data, rel						CJNE A, @DP, rel					
Binary Code	1100	dddd	rrrr	rrrr		Binary Code	1001	0010	rrrr	rrrr	
Description	data in functions and the signed second be increment instruction. The carry value of	our low-our low of their verticed relative byte of the low. The control of their sections of their sec	e-displacer e instruction PC to the sontents of et if the units than the	of opcode not equal omputed of ment in the on to the start of the ACC is no nsigned in	, and I. by adding ne PC, after ne next ot affected. nteger	Description	memory, equal. The bran the signed second be increment instruction of affect. The carry value of	, and bra nch destired relative byte of the nting the con. The content by content y flag is second	ntents of A nation is co e-displace e instruction PC to the ontents of comparison, set if the units set if the units	omputed ment in to on to the start of to both ope nsigned in	by adding ne PC, after ne next erands are nteger
Operation	(PC) ← (IF (A) ≠	•	HEN (PC) ·	← (PC) +	rel	Operation	cleared. (PC) ← (TUEN (DO)	(5.0)	
Carry Flag	IF (A) <		IEN (C) ← _SE (C) ←			Carry Flag		M[DP]	THEN (PC) THEN (C) ELSE (C) ·	← 1	+ rel
Bytes	2					Б.,	•		ELSE (C)	← 0.	
Cycles	2					Bytes	2				
Example	; Assume	es ACC co	ntains 11.			Cycles	2				
CMP_NE:	CJNE A, JC CMP_	#8, CMP_	; IF	(A) = 8	o CMP_NE	Example			and ACC (IP_NE ; B IF		not taken.
CIVIF_IVE.		_L '		(A) > 8	iot takeri.	CMP_NE:	JNC CMI	P GT		F (A) ≠ N	
CMP_LT:				(A) < 8		CMP_GT:		_5.	; IF	(A) < M	[DP]



ATOM1.2 Family [38]

Appendix A : Instruction Set (7/19)

Preliminary

CJNE A, dir, rel		CJNE L, #data, rel	
Binary Code 110	1 dddd rrrr rrrr	Binary Code	1010 dddd rrrr rrrr
addre branc The b the si secon increr instru not at The c value	ares the contents of ACC and that of SFR issed by four low-order bits of opcode, and hes if their values are not equal. Franch destination is computed by adding gned relative-displacement in the dibyte of the instruction to the PC, after menting the PC to the start of the next ction. The contents of both operands are ffected by comparison. Franch arry flag is set if the unsigned integer of ACC is less than the unsigned integer of the SFR; otherwise, the carry is cleared.	Description	Compares the contents of DPL and data in four low-order bits of opcode, and branches if their values are not equal. The branch destination is computed by adding the signed relative-displacement in the second byte of the instruction to the PC, after incrementing the PC to the start of the next instruction. The contents of DPL is not affected. The carry flag is set if the unsigned integer value of DPL is less than the unsigned integer value of the data; otherwise, the carry is cleared.
1 ,	← (PC) + 2 ≠ R[dir] THEN (PC) ← (PC) + rel	Operation	(PC) ← (PC) + 2 IF (L) \neq #data THEN (PC) ← (PC) + rel
Carry Flag IF (A)	$<$ R[dir] THEN (C) \leftarrow 1 ELSE (C) \leftarrow 0.	Carry Flag	IF (L) $<$ #data THEN (C) \leftarrow 1 ELSE (C) \leftarrow 0.
Bytes 2		Bytes	2
Cycles 2		Cycles	2
MOV	t until PO (Port 0) is 0xE. A, #0xE A, P0, . ; Self looping with "."	Example LOOP_L:	; Looping with DPL MOV L, #9 ; (L) \leftarrow 9 ; Operations in loop ; Operations in loop DEC DPTR ; (DP) \leftarrow (DP) - 1 CJNE L, #0, LOOP_L ; Repeat until (L) is 0.



ATOM1.2 Family [39]

Appendix A: Instruction Set (8/19)

Preliminary

CLR @L	CLR C
Binary Code 1000 0110	Binary Code 0001 0000
Description Clears the indirect function flag addressed by DPL.	Description Clears the carry flag. This is the same as "ADD A, #0".
Operation $F[L] \leftarrow 0$ Carry Flag Not affected. Bytes 1 Cycles 1 Example ; Assumes P2 contains 0xF. MOV L, #1 ; (L) \leftarrow 1 CLR @L ; P2.1 \leftarrow 0 MOV A, #0xD ; (A) \leftarrow 13 CJNE A, P2, ERROR ; Check if P2.1 is 0.	Operation $(A) \leftarrow (A) + 0$ Carry Flag $(C) \leftarrow 0$ Bytes 1 Cycles 1 Example CLR C
CLR A	CLR bit
Binary Code 0101 0000	Binary Code 1000 10bb
Description Clears the accumulator. This is an abbreviation of MOV A, #0. Operation (A) ← 0 Carry Flag Not affected. Bytes 1 Cycles 1 Example CLR A	Description Clears a bit in data memory addressed by DPTR. The bit position of the nibble is obtained by the least significant two bits of opcode. Operation M[DP].bit ← 0 Carry Flag Not affected. Bytes 1 Cycles 1 Example ; Assumes M[DP] contains 7. CLR 2 ; M[DP].2 ← 0 CJNE @DP, #3, ERROR; Check result
CORERIVER	ATOM1.2 Family [40]

Appendix A : Instruction Set (9/19)

Preliminary

CPL A		DEC A	
Binary Code Description Operation Carry Flag Bytes Cycles Example	Complements the contents of ACC. $(A) \leftarrow \sim (A)$ Not affected. 1 1 $MOV\ A,\ P0 \qquad ;\ (A) \leftarrow \ P0$ $CPL\ A \qquad ;\ ACC\ contains\ 1's \qquad ;\ complement\ of\ P0$	Binary Code Description Operation Carry Flag Bytes Cycles Example	Decrements the contents of ACC. This is the same as "ADD A, #15". Carry is cleared when the borrow occurs; otherwise, carry is set. (A) \leftarrow (A) + 15 IF (A) = 0 THEN C \leftarrow 0 ELSE C \leftarrow 1. 1 DEC A
DEC @DP		DEC DPTR	
Binary Code Description Operation Carry Flag Bytes Cycles Example	Decrements the value of data memory addressed indirectly by DPTR. M[DP] ← M[DP] - 1 Not affected. 1 1 DEC @DP	Binary Code Description Operation Carry Flag Bytes Cycles Example	Decrements the data pointer. (DP) ← (DP) - 1 Not affected. 1 ; Assumes DPTR contains 0. DEC DPTR ; By underflow, all bits ; of DPH and DPL are set. DEC DP ; This is also valid.



ATOM1.2 Family [41]

Appendix A : Instruction Set (10/19)

Preliminary

DJNZ A, rel		INC @DP
Binary Code	1001 0001 rrrr rrrr	Binary Code 0000 0110
Description	Decrements the contents of ACC, and branches if the result is not zero.	Description Increments the value of data memory addressed indirectly by DPTR.
	The branch destination is computed by adding the signed relative-displacement in the	Operation $M[DP] \leftarrow M[DP] + 1$
	second byte of the instruction to the PC, after	Carry Flag Not affected.
	incrementing the PC to the start of the next instruction.	Bytes 1
	Carry is cleared when the borrow occurs;	Cycles 1
Operation	otherwise, carry is set.	Example INC @DP
Operation	$(PC) \leftarrow (PC) + 2$ $(A) \leftarrow (A) - 1$	
	IF (A) \neq 0 THEN (PC) \leftarrow (PC) + rel	INC A
Carry Flag	IF (A) = 0 THEN (C) \leftarrow 0	Binary Code 0001 0001
	ELSE (C) ← 1.	Description Increments the contents of ACC.
Bytes	2	This is the same as "ADD A, #1". Carry is set when the overflow occurs;
Cycles	2	otherwise, carry is cleared.
Example	MOV A, @DP DJNZ A, ACC_NZ	Operation (A) \leftarrow (A) + 1
		Carry Flag IF (A) = 15 THEN C ← 1
ACC_NZ:	JNC ACC_ZERO	ELSE $C \leftarrow 0$.
		Bytes 1
		Cycles 1
		Example INC A



ATOM1.2 Family [42]

Appendix A : Instruction Set (11/19)

Preliminary

INC DPTR	JB bit, rel
Binary Code 0000 0100	Binary Code 1001 11bb rrrr rrrr
Description Increments the data pointer. Operation (DP) ← (DP) + 1 Carry Flag Not affected. Bytes 1 Cycles 1 Example ; Assumes all bits of DPTR is 1. INC DPTR ; By roll over, all bits ; of DPH and DPL are cleared. INC DP ; This is also valid.	Description Branches if the bit in data memory is 1. The address is given by DPTR and bit position is given by two least significant bits of opcode. The branch destination is computed by adding the signed relative-displacement in the second byte of the instruction to the PC, after incrementing the PC to the start of the next instruction. The contents of memory is not affected. Operation (PC) ← (PC) + 2 IF M[DP].bit = 1 THEN (PC) ← (PC) + rel Carry Flag Not affected. Bytes 2 Cycles 2 Example JB 0, L_BIT_SET ; IF M[DP].0 = 0 L_BIT_SET: ; IF M[DP].0 = 1
COREDIVER	AIOM1 2 Family 1431

CORERIVER

AI OM1.2 Family

[43]

Appendix A: Instruction Set (12/19)

Preliminary

JC rel JMP addr **Binary Code** 1001 0111 **Binary Code** 1110 Description Branches if the carry flag is 1. Description Transfers program execution to the indicated 12-bit address. The branch destination is computed by adding the signed relative-displacement in the The destination address is obtained by concatenating the four low-order bits of the second byte of the instruction to the PC, after incrementing the PC to the start of the next opcode byte and the second byte of the instruction. instruction. Operation $(PC) \leftarrow (PC) + 2$ Operation (PC) ← addr IF (C) = 1 THEN (PC) \leftarrow (PC) + rel Carry Flag Not affected. Carry Flag Not affected. 2 Bytes 2 **Bytes** Cycles 2 Cycles Example JMP LABEL ; Jumps to LABEL. Example JC L_C_SET ; IF (C) = 0JMP. ; Infinite loop L_C_SET: ; IF (C) = 1



ATOM1.2 Family

[44]

Appendix A : Instruction Set (13/19)

Preliminary

JNB bit, rel		JNC rel
Binary Code	1001 10bb rrrr rrrr	Binary Code 1001 0110 rrrr rrrr
Description	Branches if the bit in data memory is 0. The address of memory is given by DPTR and bit position is given by two least significant bits of opcode . The branch destination is computed by adding the signed relative-displacement in the second byte of the instruction to the PC, after incrementing the PC to the start of the next instruction. The contents of memory is not affected.	Description Branches if the carry flag is 0. The branch destination is computed by adding the signed relative-displacement in the second byte of the instruction to the PC, after incrementing the PC to the start of the next instruction. Operation (PC) ← (PC) + 2 IF (C) = 0 THEN (PC) ← (PC) + rel Carry Flag Not affected.
Operation	$(PC) \leftarrow (PC) + 2$ IF M[DP].bit = 0 THEN (PC) \leftarrow (PC) + rel	Bytes 2 Cycles 2
Carry Flag	Not affected.	Example JNC L_C_ZERO
Bytes	2	; IF (C) = 1
Cycles	2	$L_C_ZERO:$; IF (C) = 0
Example L_BIT_ZERO:	JNB 3, L_BIT_ZERO; IF M[DP].3 = 1; IF M[DP].3 = 0	



ATOM1.2 Family

Appendix A : Instruction Set (14/19)

Preliminary

MOV @DP, A		MOV A, @DP
Binary Code	1000 0011	Binary Code 1000 0000
Description	The contents of ACC is copied to data memory whose address is given by DPTR.	Description Copies the contents of data memory to ACC. The address of memory is given by DPTR.
Operation	$M[DP] \leftarrow (A)$	Operation (A) \leftarrow M[DP]
Carry Flag	Not affected.	Carry Flag Not affected.
Bytes	1	Bytes 1
Cycles	1	Cycles 1
Example	MOV H, #2 ; (H) ← 2 MOV L, #14 ; (L) ← 14 MOV @DP, A	Example MOV H, #1 ; (H) \leftarrow 1 MOV L, #0 ; (L) \leftarrow 0 MOV A, @DP
MOV A, #data		MOV A, dir
Binary Code	0101 dddd	Binary Code 0111 dddd
Description	Sets ACC with the data given in four low-order bits of opcode.	Description The contents of SFR is copied to ACC. The address of SFR is given by four low-order bits of people.
Operation	(A) ← #data	bits of opcode.
Carry Flag	Not affected.	Operation (A) ← R[dir]
Bytes	1	Carry Flag Not affected.
Cycles	1	Bytes 1
Example	MOV A, #-1 ; (A) ← 15	Cycles 1
	MOV A, #0xC ; (A) ← 12	Example MOV A, PO ; Read Port-0 into ACC. MOV A, L ; Move DPL to ACC. MOV A, SPH ; Move SPH to ACC.



ATOM1.2 Family [46]

Appendix A : Instruction Set (15/19)

Preliminary

MOV H, #data		MOV L, @DP	
Binary Code	0011 dddd	Binary Code	1000 0010
Description	Sets DPH with the data given in four low-order bits of opcode.	Description	Copies the contents of data memory to DPL. The address of memory is given by DPTR.
Operation	(H) ← #data	Operation	$(L) \leftarrow M[DP]$
Carry Flag	Not affected.	Carry Flag	Not affected.
Bytes	1	Bytes	1
Cycles	1	Cycles	1
Example	MOV H, #1 ; (H) ← 1	Example	MOV H, #0 MOV L, #3 MOV L, @DP ; L is changed to M[DP]
MOV L, #data		MOV dir, A	
Binary Code	0010 dddd	Binary Code	0110 dddd
Description	Sets DPL with the data given in four low-order bits of opcode.	Description	The contents of ACC is copied to SFR. The address of SFR is given by four low-order bits of preeds.
Operation	(L) ← #data	Operation	bits of opcode.
Carry Flag	Not affected.	Operation	$R[dir] \leftarrow (A)$
Bytes	1	Carry Flag	Not affected.
Cycles	1	Bytes	1
Example	MOV L, #5 ; (L) ← 5	Cycles	1
		Example	MOV PO, A ; Output ACC to Port-0.



ATOM1.2 Family [47]

Appendix A : Instruction Set (16/19)

Preliminary

MOVD @DP, A		MOVI @DP, #data	
Binary Code	1000 0101	Binary Code	0100 dddd
Description	The contents of ACC is copied to data memory whose address is given by DPTR. After that the data pointer is decremented.	Description	Set data memory whose address is given by DPTR with the data given in four low-order bits of opcode. After that the data pointer is incremented.
Operation	$M[DP] \leftarrow (A)$ $(DP) \leftarrow (DP) - 1$	Operation	M[DP] ← #data (DP) ← (DP) + 1
Carry Flag	Not affected.	Corm. Flor	
Bytes	1	Carry Flag	Not affected.
Cycles	1	Bytes	1
Example	MOVD @DP, A	Cycles	1
		Example	; Simple look-up of constant values MOV L, #0 ; Pointer to store
MOVI @DP, A			MOV H, #1 ; look-up values
Binary Code	1000 0100		CALL TABLE
Description	The contents of ACC is copied to data memory whose address is given by DPTR. After that the data pointer is incremented.	TABLE:	MOVI @DP, #0xC MOVI @DP, #0x0 MOVI @DP, #0x0
Operation	$M[DP] \leftarrow (A)$ $(DP) \leftarrow (DP) + 1$		MOVI @DP, #0x1 RET
Carry Flag	Not affected.		
Bytes	1		
Cycles	1		
Example	MOVI @DP, A		



ATOM1.2 Family [48]

Appendix A : Instruction Set (17/19)

Preliminary

NOP		ORL A, @DP	
Binary Code	0000 0000	Binary Code	0000 1101
Description	No operation. Just fetches the next instruction.	Description	ORL performs the bitwise logical-OR operation between the indirect data memory and ACC. The result is stored in Accumulator.
Operation	(PC) ← (PC) + 1	0	
Carry Flag	Not affected.	Operation	$(A) \leftarrow (A) \mid M[DP]$
Bytes	1	Carry Flag	Not affected.
Cycles	1	Bytes	1
Example	NOP	Cycles	1
POP A		Example	; Assumes M[DP] contains 1
Binary Code	0000 0011		MOV A, #0xA ; Set ACC as 10. ORL A, @DP ; The result, 11 is stored in ACC.
Description	The contents of stack top is moved to ACC.	PUSH A	
	After that the stack pointer is decremented by 1.	Binary Code	0000 0010
Operation	$ (A) \leftarrow M[SP] $ $ (SP) \leftarrow (SP) - 1 $	Description	The stack pointer is incremented by 1. Then the contents of ACC is copied to the stack.
Carry Flag	Not affected.	Operation	(SP) ← (SP) + 1 M[SP] ← (A)
Bytes	1	Carry Flag	Not affected.
Cycles	1	Bytes	1
Example	; Looping with variable stored in stack MOV A, #7 ; Set loop count	Cycles	1
LOOP_BGN:	PUSH A ; Store loop index in stack ; Operations in loop POP A ; Restore loop index DJNZ A, LOOP_BGN ; Iteration	Example	PUSH A ; Store ACC in stack MOV A, #0xE ; Assign ACC for port output MOV P2, A ; Drive Port 2 POP A ; Restore ACC from stack
C- COREDIV	ED		ATOM1 2 Family [49]

CORERIVER

ATOM1.2 Family [49]

Appendix A : Instruction Set (18/19)

Preliminary

RET		RRC A	
Binary Code	1001 0000	Binary Code	0000 1111
Description	Returns from subroutine. The stack pointer is decremented three times.	Description	Rotates right the contents of ACC with the carry flag.
Operation	$(PC_{11-8}) \leftarrow M[SP]$ $(SP) \leftarrow (SP) - 1$ $(PC_{7-4}) \leftarrow M[SP]$	Operation Carry Flag Bytes	$(A) \leftarrow \{(C), (A_{3-1})\}\$ $(C) \leftarrow (A_0)$
	$(SP) \leftarrow (SP) - 1$ $(PC_{3-0}) \leftarrow M[SP]$ $(SP) \leftarrow (SP) - 1$	Cycles Example	1 RRC A
Carry Flag	Not affected.	_/ap.o	JC A0_HIGH ; IF $A_0 = 1$ Branches
Bytes	1	SETB @L	
Cycles	2	Binary Code	1000 0111
Example	RET	Description	Sets the indirect function flag addressed by DPL.
SETB C		Operation	F[L] ← 1
Binary Code	0000 0001	Carry Flag	Not affected.
Description	Sets the carry flag.	Bytes	1
Operation		Cycles	1
Carry Flag	(C) ← 1	Example	; Assumes P2 contains 0.
Bytes	1		MOV L, #1 ; (L) ← 1
Cycles	1		SETB @L ; $P2.1 \leftarrow 1$ MOV A, #2 ; $(A) \leftarrow 2$
Example	SETB C		CJNE A, P2, . ; Wait until P2.1 is 1.
CORERIV	ER		ATOM1.2 Family [50]

CORERIVER

Appendix A : Instruction Set (19/19)

Preliminary


SETB bit		XCH A, @DP	
Binary Code	1000 11bb	Binary Code 1000 0001	
Description	Sets a bit in data memory indirectly addressed by DPTR. The bit position is obtained at the least significant two bits of opcode.	Description Exchanges the contents of ACC and that of data memory addressed by DPTR.	
Operation	M[DP].bit ← 1	Operation (A) \leftrightarrow M[DP]	
Carry Flag	Not affected.	Carry Flag Not affected.	
Bytes	1	Bytes 1	
Cycles	1	Cycles 1	
Example	; Assumes M[DP] contains 5.	Example XCH A, @DP	
	SETB 2 ; M[DP].2 ← 1 CJNE @DP, #7, ERROR ; Check result		
		VDI A CDD	
SUB A, @DP		XRL A, @DP	
Binary Code	0000 1011	Binary Code 0000 1110	
Description	Subtracts the contents of indirect data memory from the Accumulator. The result is stored in Accumulator. The carry flag is cleared if the	Description XRL performs the bitwise logical Exclusive-OR operation between the indirect data memory and ACC. The result is stored in Accumulator.	
	unsigned value of ACC is less than unsigned value of M[DP]; otherwise, C is set.	Operation (A) \leftarrow (A) $^{\wedge}$ M[DP]	
Operation	$(A) \leftarrow (A) - M[DP]$	Carry Flag Not affected.	
Carry Flag	If (A) $<$ M[DP] THEN (C) \leftarrow 0	Bytes 1	
	ELSE (C) ← 1.	Cycles 1	
Bytes	1	Example ; Assumes M[DP] contains 2	
Cycles	1	MOV A, #0xA ; Set ACC as 10.	
Example	SUB A, @DP	XRL A, @DP ; The result, 8 is stored in ACC.	

CORERIVER

ATOM1.2 Family [51]

Appendix B: SFR Description [00h ~ 07h] (1/3)





CORERIVER

ATOM1.2 Family

Appendix B: SFR Description [08h ~ 0Dh] (2/3)



P2 (08h) : Port 2 Output Register

P2.3	P2.2	P2.1	P2.0	
R/W(1)	R/W(1)	R/W(1)	R/W(1)	

■ IAPCON (09h) : IAP Control Register

RGS1	RGS0	OPS1	OPS0
R/W(0)	R/W(0)	R/W(0)	R/W(0)

◆ RGS[1:0] : Select IAP region.

[0,0] : EEP0 (0x1C0 ~ 0x1FF) [0,1] : EEP1 (0x3C0 ~ 0x3FF) [1,0] : INFO (0x0 ~ 0x7)

[1,1]: Reserved

◆ OPS[1:0] : Select IAP function.

[0,0] : N0 operation [0,1] : Byte read [1,0] : Byte erase [1,1] : Byte write

■ GDL (0Ah): The Low Nibble of General Purpose Data Register

GDL.3	GDL.2	GDL.1	GDL.0
R/W(0)	R/W(0)	R/W(0)	R/W(0)

■ GDH (0Bh): The High Nibble of General Purpose Data Register

GDH.3	GDH.2	GDH.1	GDH.0
R/W(0)	R/W(0)	R/W(0)	R/W(0)

P3 (0Ch): Port 3 Output Register

	·		
P3.3	P3.2	P3.1	P3.0
R/W(1)	R/W(1)	R/W(1)	R/W(1)

CKCFG (0Dh): The Clock Configuration Register

XT/RG	DIV2	DIV1	DIV0
R/W(0)	R/W(0)	R/W(0)	R/W(0)

◆ XT/RG : System clock source selection.

0 : Internal Ring oscillator is selected as system clock. External clock oscillator is disabled.

External clock oscillator is selected as system clock.
 Internal Ring oscillator is disabled.
 Do not set this bit for 8-pin devices.

◆ DIV[2:0] : System clock divider selection.

 $\begin{aligned} & [0,0,0] : F_{OSC} \\ & [0.0,1] : F_{OSC}/2 \\ & [0.1,0] : F_{OSC}/4 \\ & [0.1,1] : F_{OSC}/8 \\ & [1,0,0] : F_{OSC}/16 \\ & [1.0,1] : F_{OSC}/32 \end{aligned}$

[1.1,0]: F_{OSC}/64

[1.1,1] : -




ATOM1.2 Family

[53]

Appendix B : SFR Description [0Eh ~ 0Fh] (3/3)

Preliminary

■ IOCFG (0Eh) : I/O Port Configuration Register



◆ P2OEN : Configure P2 as push-pull output port.

◆ IOMAP [1:0] : Configure I/O ports mapping.

[0,0] : Default.

[0,1] : Optional 20-pin I/O port mapping [1,0] : Optional 24-pin I/O port mapping

[1,1]: Reserved



ATOM1.2 Family

[54]

Appendix C : Update History

Preliminary

- ♦ V1.0
 - ✓ First release
- **♦** V1.1
 - ✓ Change Operating temperature



ATOM1.2 Family

[55]